Patchwork [4/4] arm64: add APM X-Gene SoC RTC DTS entry

login
register
mail settings
Submitter Ming Lei
Date May 16, 2014, 3:11 a.m.
Message ID <1400209915-10393-5-git-send-email-ming.lei@canonical.com>
Download mbox | patch
Permalink /patch/349422/
State New
Headers show

Comments

Ming Lei - May 16, 2014, 3:11 a.m.
From: Loc Ho <lho@apm.com>

This patch adds APM X-Gene SoC RTC DTS entry

Signed-off-by: Rameshwar Prasad Sahu <rsahu@apm.com>
Signed-off-by: Loc Ho <lho@apm.com>
Cc: Jon Masters <jcm@redhat.com>
Cc: Alessandro Zummo <a.zummo@towertech.it>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
---
 arch/arm64/boot/dts/apm-storm.dtsi | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

Patch

diff --git a/arch/arm64/boot/dts/apm-storm.dtsi b/arch/arm64/boot/dts/apm-storm.dtsi
index a26333e..77ad615 100644
--- a/arch/arm64/boot/dts/apm-storm.dtsi
+++ b/arch/arm64/boot/dts/apm-storm.dtsi
@@ -317,6 +317,19 @@ 
 				reg-names = "csr-reg";
 				clock-output-names = "pcie4clk";
 			};
+
+			rtcclk: rtcclk@17000000 {
+				compatible = "apm,xgene-device-clock";
+				#clock-cells = <1>;
+				clocks = <&socplldiv2 0>;
+				reg = <0x0 0x17000000 0x0 0x2000>;
+				reg-names = "csr-reg";
+				csr-offset = <0xc>;
+				csr-mask = <0x2>;
+				enable-offset = <0x10>;
+				enable-mask = <0x2>;
+				clock-output-names = "rtcclk";
+			};
 		};
 
 		pcie0: pcie@1f2b0000 {
@@ -552,5 +565,13 @@ 
 			phyid = <3>;
 			phy-mode = "rgmii";
 		};
+
+		rtc: rtc@10510000 {
+			compatible = "apm,xgene-rtc";
+			reg = <0x0 0x10510000 0x0 0x400>;
+			interrupts = <0x0 0x46 0x4>;
+			#clock-cells = <1>;
+			clocks = <&rtcclk 0>;
+		};
 	};
 };