diff mbox

[U-Boot,08/10] ARM: AM43xx: EMIF: configure self-refresh entry delay

Message ID 1392726721-12169-8-git-send-email-trini@ti.com
State Accepted
Delegated to: Tom Rini
Headers show

Commit Message

Tom Rini Feb. 18, 2014, 12:31 p.m. UTC 
From: Dave Gerlach <d-gerlach@ti.com>

Per a suggestion from the hardware team, program the emif_pwr_mgmt_ctrl
and emif_pwr_mgmt_ctrl_shdw registers within the EMIF to hold the
desired delay in cycles that the EMIF waits without an access to enter
self-refresh, in this case 8192 cycles. With this, code desiring to
enter self refresh only has to toggle one bit to enable it.

Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
---
 arch/arm/cpu/armv7/am33xx/ddr.c |    4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

Comments

Tom Rini March 4, 2014, 7:14 p.m. UTC | #1 
On Tue, Feb 18, 2014 at 07:31:59AM -0500, Tom Rini wrote:

> From: Dave Gerlach <d-gerlach@ti.com>
> 
> Per a suggestion from the hardware team, program the emif_pwr_mgmt_ctrl
> and emif_pwr_mgmt_ctrl_shdw registers within the EMIF to hold the
> desired delay in cycles that the EMIF waits without an access to enter
> self-refresh, in this case 8192 cycles. With this, code desiring to
> enter self refresh only has to toggle one bit to enable it.
> 
> Signed-off-by: Dave Gerlach <d-gerlach@ti.com>

Applied to u-boot-ti/master, thanks!
diff mbox

Patch

diff --git a/arch/arm/cpu/armv7/am33xx/ddr.c b/arch/arm/cpu/armv7/am33xx/ddr.c
index d05e666..4173a10 100644
--- a/arch/arm/cpu/armv7/am33xx/ddr.c
+++ b/arch/arm/cpu/armv7/am33xx/ddr.c
@@ -80,8 +80,8 @@  static void configure_mr(int nr, u32 cs)
  */
 void config_sdram_emif4d5(const struct emif_regs *regs, int nr)
 {
-	writel(0x0, &emif_reg[nr]->emif_pwr_mgmt_ctrl);
-	writel(0x0, &emif_reg[nr]->emif_pwr_mgmt_ctrl_shdw);
+	writel(0xA0, &emif_reg[nr]->emif_pwr_mgmt_ctrl);
+	writel(0xA0, &emif_reg[nr]->emif_pwr_mgmt_ctrl_shdw);
 	writel(0x1, &emif_reg[nr]->emif_iodft_tlgc);
 	writel(regs->zq_config, &emif_reg[nr]->emif_zq_config);