Patchwork [U-Boot] powerpc/t4240: set pcie liodn in the correct register

login
register
mail settings
Submitter Laurentiu TUDOR
Date Oct. 23, 2013, 12:20 p.m.
Message ID <1382530816-13913-1-git-send-email-Laurentiu.Tudor@freescale.com>
Download mbox | patch
Permalink /patch/285684/
State Accepted
Delegated to: York Sun
Headers show

Comments

Laurentiu TUDOR - Oct. 23, 2013, 12:20 p.m.
The liodn for the T4240's PCIE controller is no longer set
through a register in the guts register block but with one
in the PCIE register block itself.
Use the already existing SET_PCI_LIODN_BASE macro that puts
the liodn in the correct register.

Signed-off-by: Laurentiu Tudor <Laurentiu.Tudor@freescale.com>
Cc: Scott Wood <scottwood@freescale.com>
Cc: York Sun <yorksun@freescale.com>
---
Based on: git://git.denx.de/u-boot-mpc85xx.git master

 arch/powerpc/cpu/mpc85xx/t4240_ids.c |    8 ++++----
 1 files changed, 4 insertions(+), 4 deletions(-)
York Sun - Nov. 13, 2013, 10:45 p.m.
On Oct 23, 2013, at 5:20 AM, Laurentiu Tudor wrote:

> The liodn for the T4240's PCIE controller is no longer set
> through a register in the guts register block but with one
> in the PCIE register block itself.
> Use the already existing SET_PCI_LIODN_BASE macro that puts
> the liodn in the correct register.
> 
> Signed-off-by: Laurentiu Tudor <Laurentiu.Tudor@freescale.com>
> Cc: Scott Wood <scottwood@freescale.com>
> Cc: York Sun <yorksun@freescale.com>
> ---
> Based on: git://git.denx.de/u-boot-mpc85xx.git master
> 

Applied to u-boot-mpc85xx/master.

York

Patch

diff --git a/arch/powerpc/cpu/mpc85xx/t4240_ids.c b/arch/powerpc/cpu/mpc85xx/t4240_ids.c
index 54c1cfd..f181315 100644
--- a/arch/powerpc/cpu/mpc85xx/t4240_ids.c
+++ b/arch/powerpc/cpu/mpc85xx/t4240_ids.c
@@ -86,10 +86,10 @@  struct liodn_id_table liodn_tbl[] = {
 	SET_SATA_LIODN(1, 555),
 	SET_SATA_LIODN(2, 556),
 
-	SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 1, 148),
-	SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 2, 228),
-	SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 3, 308),
-	SET_PCI_LIODN(CONFIG_SYS_FSL_PCIE_COMPAT, 4, 388),
+	SET_PCI_LIODN_BASE(CONFIG_SYS_FSL_PCIE_COMPAT, 1, 148),
+	SET_PCI_LIODN_BASE(CONFIG_SYS_FSL_PCIE_COMPAT, 2, 228),
+	SET_PCI_LIODN_BASE(CONFIG_SYS_FSL_PCIE_COMPAT, 3, 308),
+	SET_PCI_LIODN_BASE(CONFIG_SYS_FSL_PCIE_COMPAT, 4, 388),
 
 	SET_DMA_LIODN(1, 147),
 	SET_DMA_LIODN(2, 227),