Patchwork pull request for tegra clocks based on clk-next

login
register
mail settings
Submitter Peter De Schrijver
Date Oct. 16, 2013, 4:53 p.m.
Message ID <20131016165356.GA1696@tbergstrom-lnx.Nvidia.com>
Download mbox
Permalink /patch/284006/
State New
Headers show

Pull-request

git://nv-tegra.nvidia.com/user/pdeschrijver/linux.git tegra-clk-patches-1

Comments

Peter De Schrijver - Oct. 16, 2013, 4:53 p.m.
The following changes since commit f61027426a5bc7093aa8359a411b053a35bb4b68:

  clk: of: helper for determining number of parent clocks (2013-10-07 23:13:33 -0700)

are available in the git repository at:
  git://nv-tegra.nvidia.com/user/pdeschrijver/linux.git tegra-clk-patches-1

Andrew Chew (1):
      clk: tegra: Set the clk parent of host1x to pll_p

Mark Zhang (3):
      clk: tegra: Correct sbc mux width & parent
      clk: tegra: Fix vde/2d/3d clock src offset
      clk: tegra: Set the clock parent of gr2d/gr3d to pll_c2

Peter De Schrijver (3):
      ARM: tegra114: add missing clocks to binding
      clk: tegra: replace enum tegra114_clk by binding header
      clk: tegra: PLLE spread spectrum control

Thierry Reding (1):
      clk: tegra114: Rename gr_2d/gr_3d to gr2d/gr3d

 drivers/clk/tegra/clk-pll.c              |   30 ++-
 drivers/clk/tegra/clk-tegra114.c         |  442 ++++++++++++++----------------
 include/dt-bindings/clock/tegra114-car.h |    8 +-
 3 files changed, 235 insertions(+), 245 deletions(-)