Patchwork [4/4] sparc64 kconfig four level page table

login
register
mail settings
Submitter Bob Picco
Date Sept. 16, 2013, 1:46 p.m.
Message ID <1379339199-9388-5-git-send-email-bpicco@meloft.net>
Download mbox | patch
Permalink /patch/275219/
State Superseded
Delegated to: David Miller
Headers show

Comments

Bob Picco - Sept. 16, 2013, 1:46 p.m.
From: bob picco <bpicco@meloft.net>

This patch introduces the option to select either three level page table
support or four level page table support.

Signed-off-by: Bob Picco <bob.picco@oracle.com>
---
 arch/sparc/Kconfig |    9 +++++++++
 1 file changed, 9 insertions(+)

Patch

diff --git a/arch/sparc/Kconfig b/arch/sparc/Kconfig
index a00cbd3..1369dfe 100644
--- a/arch/sparc/Kconfig
+++ b/arch/sparc/Kconfig
@@ -264,6 +264,15 @@  config US3_MC
 
 	  If in doubt, say Y, as this information can be very useful.
 
+config SPARC_PGTABLE_LEVEL4
+	bool "Page Table Level"
+	depends on SPARC64 && SMP
+	help
+	  This enables sparc64 to access large physical memory
+	  configuration. For example consider 45 bits of physical address
+	  space (32 Tb).  This option might impact your performance
+	  in small memory configurations.
+
 # Global things across all Sun machines.
 config GENERIC_LOCKBREAK
 	bool