diff mbox

[U-Boot,2/2] i.MX6: nitrogen6x: Use new ANATOP_PFD_X macros

Message ID 1377798352-22204-2-git-send-email-eric.nelson@boundarydevices.com
State Changes Requested
Delegated to: Stefano Babic
Headers show

Commit Message

Eric Nelson Aug. 29, 2013, 5:45 p.m. UTC 
Signed-off-by: Eric Nelson <eric.nelson@boundarydevices.com>
---
 board/boundary/nitrogen6x/nitrogen6x.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

Comments

Eric Nelson Aug. 29, 2013, 7:25 p.m. UTC | #1 
On 08/29/2013 10:45 AM, Eric Nelson wrote:
> Signed-off-by: Eric Nelson <eric.nelson@boundarydevices.com>
> ---
>   board/boundary/nitrogen6x/nitrogen6x.c | 4 ++--
>   1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/board/boundary/nitrogen6x/nitrogen6x.c b/board/boundary/nitrogen6x/nitrogen6x.c
> index 79ab449..58fe8ae 100644
> --- a/board/boundary/nitrogen6x/nitrogen6x.c
> +++ b/board/boundary/nitrogen6x/nitrogen6x.c
> @@ -634,8 +634,8 @@ static void setup_display(void)
>   	writel(reg, &mxc_ccm->CCGR3);
>
>   	/* set PFD1_FRAC to 0x13 == 455 MHz (480*18)/0x13 */
> -	writel(ANATOP_PFD_480_PFD1_FRAC_MASK, &anatop->pfd_480_clr);
> -	writel(0x13<<ANATOP_PFD_480_PFD1_FRAC_SHIFT, &anatop->pfd_480_set);
> +	writel(ANATOP_PFD_FRAC_MASK(1), &anatop->pfd_480_clr);
> +	writel(0x13<<ANATOP_PFD_FRAC_SHIFT(1), &anatop->pfd_480_set);
>

Nak.

It turns out that PLL3/PFD1 isn't feeding anything in U-Boot on
SABRE Lite or Nitrogen6X so there's no reason to change the value.
diff mbox

Patch

diff --git a/board/boundary/nitrogen6x/nitrogen6x.c b/board/boundary/nitrogen6x/nitrogen6x.c
index 79ab449..58fe8ae 100644
--- a/board/boundary/nitrogen6x/nitrogen6x.c
+++ b/board/boundary/nitrogen6x/nitrogen6x.c
@@ -634,8 +634,8 @@  static void setup_display(void)
 	writel(reg, &mxc_ccm->CCGR3);
 
 	/* set PFD1_FRAC to 0x13 == 455 MHz (480*18)/0x13 */
-	writel(ANATOP_PFD_480_PFD1_FRAC_MASK, &anatop->pfd_480_clr);
-	writel(0x13<<ANATOP_PFD_480_PFD1_FRAC_SHIFT, &anatop->pfd_480_set);
+	writel(ANATOP_PFD_FRAC_MASK(1), &anatop->pfd_480_clr);
+	writel(0x13<<ANATOP_PFD_FRAC_SHIFT(1), &anatop->pfd_480_set);
 
 	/* set LDB0, LDB1 clk select to 011/011 */
 	reg = readl(&mxc_ccm->cs2cdr);