Patchwork [U-Boot] powerpc/c29xpcie: modify DDR parameter to make DDR more stable

login
register
mail settings
Submitter Po Liu
Date Aug. 21, 2013, 6:23 a.m.
Message ID <1377066222-16318-1-git-send-email-Po.Liu@freescale.com>
Download mbox | patch
Permalink /patch/268706/
State Accepted
Delegated to: York Sun
Headers show

Comments

Po Liu - Aug. 21, 2013, 6:23 a.m.
DDR parameters clk_adjust were changed. This can make the DDR
run more stable. The new value were gotten by the DDR testing
tool.

Signed-off-by: Po Liu <Po.Liu@freescale.com>
---
 board/freescale/c29xpcie/ddr.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
York Sun - Sept. 27, 2013, 5:53 p.m.
On 08/20/2013 11:23 PM, Po Liu wrote:
> DDR parameters clk_adjust were changed. This can make the DDR
> run more stable. The new value were gotten by the DDR testing
> tool.
> 
> Signed-off-by: Po Liu <Po.Liu@freescale.com>
> ---

Applied to u-boot-mpc85xx/next, pending merging to u-boot-mpc85xx/master
branch.

York

Patch

diff --git a/board/freescale/c29xpcie/ddr.c b/board/freescale/c29xpcie/ddr.c
index b017cfd..3337d6c 100644
--- a/board/freescale/c29xpcie/ddr.c
+++ b/board/freescale/c29xpcie/ddr.c
@@ -62,7 +62,7 @@  void fsl_ddr_board_options(memctl_options_t *popts,
 				unsigned int ctrl_num)
 {
 	int i;
-	popts->clk_adjust = 2;
+	popts->clk_adjust = 4;
 	popts->cpo_override = 0x1f;
 	popts->write_data_delay = 4;
 	popts->half_strength_driver_enable = 1;