Patchwork [U-Boot] powerpc/c29xpcie: DDR ECC off since hardware issue

login
register
mail settings
Submitter Po Liu
Date Aug. 21, 2013, 6:27 a.m.
Message ID <1377066469-17734-1-git-send-email-Po.Liu@freescale.com>
Download mbox | patch
Permalink /patch/268705/
State Superseded
Delegated to: York Sun
Headers show

Comments

Po Liu - Aug. 21, 2013, 6:27 a.m.
Some boards booting up fail since the DDR ECC chip has bad impedance
in current hardware, make the DDR ECC off when booting.

Signed-off-by: Po Liu <Po.Liu@freescale.com>
---
 include/configs/C29XPCIE.h | 3 ---
 1 file changed, 3 deletions(-)
Liu Po-B43644 - Sept. 24, 2013, 7:44 a.m.
Abandon this patch. 
Will upload new patch relate ECC on off config for C29XPCIE.


Best regards,
Liu Po

>  -----Original Message-----
>  From: Liu Po-B43644
>  Sent: Wednesday, August 21, 2013 2:28 PM
>  To: u-boot@lists.denx.de
>  Cc: sun york-R58495; Wood Scott-B07421; Liu Po-B43644
>  Subject: [PATCH] powerpc/c29xpcie: DDR ECC off since hardware issue
>  
>  Some boards booting up fail since the DDR ECC chip has bad impedance in
>  current hardware, make the DDR ECC off when booting.
>  
>  Signed-off-by: Po Liu <Po.Liu@freescale.com>
>  ---
>   include/configs/C29XPCIE.h | 3 ---
>   1 file changed, 3 deletions(-)
>  
>  diff --git a/include/configs/C29XPCIE.h b/include/configs/C29XPCIE.h
>  index cce2288..388fe2b 100644
>  --- a/include/configs/C29XPCIE.h
>  +++ b/include/configs/C29XPCIE.h
>  @@ -109,10 +109,7 @@
>   #define SPD_EEPROM_ADDRESS		0x50
>   #define CONFIG_SYS_DDR_RAW_TIMING
>  
>  -/* DDR ECC Setup*/
>  -#define CONFIG_DDR_ECC
>   #define CONFIG_MEM_INIT_VALUE		0xDeadBeef
>  -#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
>  
>   #define CONFIG_SYS_SDRAM_SIZE		512
>   #define CONFIG_SYS_DDR_SDRAM_BASE	0x00000000
>  --
>  1.8.0

Patch

diff --git a/include/configs/C29XPCIE.h b/include/configs/C29XPCIE.h
index cce2288..388fe2b 100644
--- a/include/configs/C29XPCIE.h
+++ b/include/configs/C29XPCIE.h
@@ -109,10 +109,7 @@ 
 #define SPD_EEPROM_ADDRESS		0x50
 #define CONFIG_SYS_DDR_RAW_TIMING
 
-/* DDR ECC Setup*/
-#define CONFIG_DDR_ECC
 #define CONFIG_MEM_INIT_VALUE		0xDeadBeef
-#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
 
 #define CONFIG_SYS_SDRAM_SIZE		512
 #define CONFIG_SYS_DDR_SDRAM_BASE	0x00000000