Patchwork ARM: i.MX27: Typo fix

login
register
mail settings
Submitter Alexander Shiyan
Date June 23, 2013, 1:40 p.m.
Message ID <1371994835-3482-1-git-send-email-shc_work@mail.ru>
Download mbox | patch
Permalink /patch/253469/
State New
Headers show

Comments

Alexander Shiyan - June 23, 2013, 1:40 p.m.
Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
---
 arch/arm/mach-imx/mx27.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
Sascha Hauer - June 23, 2013, 7:33 p.m.
On Sun, Jun 23, 2013 at 05:40:35PM +0400, Alexander Shiyan wrote:
> 
> Signed-off-by: Alexander Shiyan <shc_work@mail.ru>

Acked-by: Sascha Hauer <s.hauer@pengutronix.de>

Though I would rather see this whole file removed ;)

Sascha
Shawn Guo - June 24, 2013, 1:21 p.m.
On Sun, Jun 23, 2013 at 05:40:35PM +0400, Alexander Shiyan wrote:
> 
> Signed-off-by: Alexander Shiyan <shc_work@mail.ru>

Applied, thanks.

Shawn

> ---
>  arch/arm/mach-imx/mx27.h | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm/mach-imx/mx27.h b/arch/arm/mach-imx/mx27.h
> index e074616..8a65f19 100644
> --- a/arch/arm/mach-imx/mx27.h
> +++ b/arch/arm/mach-imx/mx27.h
> @@ -135,7 +135,7 @@
>  #define MX27_INT_GPT4		(NR_IRQS_LEGACY + 4)
>  #define MX27_INT_RTIC		(NR_IRQS_LEGACY + 5)
>  #define MX27_INT_CSPI3		(NR_IRQS_LEGACY + 6)
> -#define MX27_INT_SDHC		(NR_IRQS_LEGACY + 7)
> +#define MX27_INT_MSHC		(NR_IRQS_LEGACY + 7)
>  #define MX27_INT_GPIO		(NR_IRQS_LEGACY + 8)
>  #define MX27_INT_SDHC3		(NR_IRQS_LEGACY + 9)
>  #define MX27_INT_SDHC2		(NR_IRQS_LEGACY + 10)
> -- 
> 1.8.1.5
> 
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

Patch

diff --git a/arch/arm/mach-imx/mx27.h b/arch/arm/mach-imx/mx27.h
index e074616..8a65f19 100644
--- a/arch/arm/mach-imx/mx27.h
+++ b/arch/arm/mach-imx/mx27.h
@@ -135,7 +135,7 @@ 
 #define MX27_INT_GPT4		(NR_IRQS_LEGACY + 4)
 #define MX27_INT_RTIC		(NR_IRQS_LEGACY + 5)
 #define MX27_INT_CSPI3		(NR_IRQS_LEGACY + 6)
-#define MX27_INT_SDHC		(NR_IRQS_LEGACY + 7)
+#define MX27_INT_MSHC		(NR_IRQS_LEGACY + 7)
 #define MX27_INT_GPIO		(NR_IRQS_LEGACY + 8)
 #define MX27_INT_SDHC3		(NR_IRQS_LEGACY + 9)
 #define MX27_INT_SDHC2		(NR_IRQS_LEGACY + 10)