diff mbox

[U-Boot] OMAP5: Fix bug in omap5_es1_prcm struct

Message ID 71e37dd01bd90878341f88e580964ec5.squirrel@www.mm-sol.com
State Superseded
Delegated to: Tom Rini
Headers show

Commit Message

Lubomir Popov May 26, 2013, 4:38 p.m. UTC
The newly introduced function setup_warmreset_time(), called
from within prcm_init(), tries to write to the rsttime OMAP5
register. The struct member holding this register's address,
prm_rsttime, is however initialized for OMAP5 ES2.0 only.
On ES1.0 devices this uninitialized value causes a second
(warm) reset at startup.

Add .prm_rsttime init to the ES1.0 struct to fix the issue.

Signed-off-by: Lubomir Popov <lpopov@mm-sol.com>
---
Based on current u-boot-ti/master; does not apply to
mainline yet.

 arch/arm/cpu/armv7/omap5/prcm-regs.c | 1 +
 1 file changed, 1 insertion(+)
diff mbox

Patch

diff --git a/arch/arm/cpu/armv7/omap5/prcm-regs.c b/arch/arm/cpu/armv7/omap5/prcm-regs.c
index e9f6a32..f29ac77 100644
--- a/arch/arm/cpu/armv7/omap5/prcm-regs.c
+++ b/arch/arm/cpu/armv7/omap5/prcm-regs.c
@@ -298,6 +298,7 @@  struct prcm_regs const omap5_es1_prcm = {
 	.cm_wkupaon_io_srcomp_clkctrl = 0x4ae07898,
 	.prm_rstctrl = 0x4ae07b00,
 	.prm_rstst = 0x4ae07b04,
+	.prm_rsttime = 0x4ae07c08,
 	.prm_vc_val_bypass = 0x4ae07ba0,
 	.prm_vc_cfg_i2c_mode = 0x4ae07bb4,
 	.prm_vc_cfg_i2c_clk = 0x4ae07bb8,