Patchwork [1/6] DDR3: Fix tRAS value

login
register
mail settings
Submitter Jean Delvare
Date April 10, 2013, 8:17 p.m.
Message ID <20130410221740.182105ce@endymion.delvare>
Download mbox | patch
Permalink /patch/235469/
State Not Applicable
Headers show

Comments

Jean Delvare - April 10, 2013, 8:17 p.m.
DDR3: Use the right nibble from byte 21 as the MSB of tRAS.
---
 eeprom/decode-dimms |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Patch

--- i2c-tools.orig/eeprom/decode-dimms	2013-04-10 14:09:02.415218409 +0200
+++ i2c-tools/eeprom/decode-dimms	2013-04-10 14:11:18.839376112 +0200
@@ -1393,7 +1393,7 @@  sub decode_ddr3_sdram($)
 	$taa  = int($bytes->[16] / $bytes->[12]);
 	$trcd = int($bytes->[18] / $bytes->[12]);
 	$trp  = int($bytes->[20] / $bytes->[12]);
-	$tras = int((($bytes->[21] >> 4) * 256 + $bytes->[22]) / $bytes->[12]);
+	$tras = int(((($bytes->[21] & 0x0f) << 8) + $bytes->[22]) / $bytes->[12]);
 
 	printl("tCL-tRCD-tRP-tRAS", join("-", $taa, $trcd, $trp, $tras));