Patchwork [U-Boot] mx35 iomux: correct offset of IOMUXSW_INPUT_CTL register

login
register
mail settings
Submitter Philip Paeps
Date April 9, 2013, 9:29 p.m.
Message ID <1365542946-4360-1-git-send-email-philip@paeps.cx>
Download mbox | patch
Permalink /patch/235268/
State Superseded
Headers show

Comments

Philip Paeps - April 9, 2013, 9:29 p.m.
This makes mxc_iomux_set_input() work as expected.

Signed-off-by: Philip Paeps <philip@paeps.cx>
---
 arch/arm/cpu/arm1136/mx35/iomux.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

Patch

diff --git a/arch/arm/cpu/arm1136/mx35/iomux.c b/arch/arm/cpu/arm1136/mx35/iomux.c
index a302575..d6f4ced 100644
--- a/arch/arm/cpu/arm1136/mx35/iomux.c
+++ b/arch/arm/cpu/arm1136/mx35/iomux.c
@@ -35,7 +35,7 @@  enum iomux_reg_addr {
 	IOMUXSW_MUX_END = IOMUXC_BASE_ADDR + 0x324,	/* last MUX control */
 	IOMUXSW_PAD_CTL = IOMUXC_BASE_ADDR + 0x328,	/* Pad control */
 	IOMUXSW_PAD_END = IOMUXC_BASE_ADDR + 0x794,	/* last Pad control */
-	IOMUXSW_INPUT_CTL = IOMUXC_BASE_ADDR + 0x7AC,	/* input select */
+	IOMUXSW_INPUT_CTL = IOMUXC_BASE_ADDR + 0x7A8,	/* input select */
 	IOMUXSW_INPUT_END = IOMUXC_BASE_ADDR + 0x9F4,	/* last input select */
 };