Patchwork [U-Boot,V4,2/3] OMAP5: I2C: Add I2C4 and I2C5 bases

login
register
mail settings
Submitter Lubomir Popov
Date April 9, 2013, 7:49 a.m.
Message ID <5163C814.4070909@mm-sol.com>
Download mbox | patch
Permalink /patch/234978/
State Accepted
Delegated to: Tom Rini
Headers show

Comments

Lubomir Popov - April 9, 2013, 7:49 a.m.
I2C4 and I2C5 are utilized on all known OMAP5 hardware platforms.
The I2C4 and I2C5 base addresses were however not defined; do this
here.

Signed-off-by: Lubomir Popov <lpopov@mm-sol.com>
---
Changes since V3:
Added detailed commit messages.
 
Changes since V2:
Separate patches consolidated into a series.
 
Changes since V1:
Fixed line wrap issues.

 arch/arm/include/asm/arch-omap5/cpu.h |    2 ++
 1 file changed, 2 insertions(+)

Patch

diff --git a/arch/arm/include/asm/arch-omap5/cpu.h b/arch/arm/include/asm/arch-omap5/cpu.h
index 5e62013..044ab55 100644
--- a/arch/arm/include/asm/arch-omap5/cpu.h
+++ b/arch/arm/include/asm/arch-omap5/cpu.h
@@ -142,6 +142,8 @@  struct watchdog {
 #define I2C_BASE1		(OMAP54XX_L4_PER_BASE + 0x70000)
 #define I2C_BASE2		(OMAP54XX_L4_PER_BASE + 0x72000)
 #define I2C_BASE3		(OMAP54XX_L4_PER_BASE + 0x60000)
+#define I2C_BASE4		(OMAP54XX_L4_PER_BASE + 0x7A000)
+#define I2C_BASE5		(OMAP54XX_L4_PER_BASE + 0x7C000)
 
 /* MUSB base */
 #define MUSB_BASE		(OMAP54XX_L4_CORE_BASE + 0xAB000)