Patchwork [v4,16/18] arm: mvebu: PCIe Device Tree informations for Armada 370 DB

login
register
mail settings
Submitter Thomas Petazzoni
Date March 8, 2013, 3:19 p.m.
Message ID <1362755960-30791-17-git-send-email-thomas.petazzoni@free-electrons.com>
Download mbox | patch
Permalink /patch/226155/
State Superseded
Headers show

Comments

Thomas Petazzoni - March 8, 2013, 3:19 p.m.
The Marvell evaluation board (DB) for the Armada 370 SoC has 2
physical full-size PCIe slots, so we enable the corresponding PCIe
interfaces in the Device Tree.

Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
---
 arch/arm/boot/dts/armada-370-db.dts |   15 +++++++++++++++
 1 file changed, 15 insertions(+)

Patch

diff --git a/arch/arm/boot/dts/armada-370-db.dts b/arch/arm/boot/dts/armada-370-db.dts
index e34b280..97956fc 100644
--- a/arch/arm/boot/dts/armada-370-db.dts
+++ b/arch/arm/boot/dts/armada-370-db.dts
@@ -94,5 +94,20 @@ 
 				spi-max-frequency = <50000000>;
 			};
 		};
+
+		pcie-controller {
+			status = "okay";
+			/*
+			 * The two PCIe units are accessible through
+			 * both standard PCIe slots and mini-PCIe
+			 * slots on the board.
+			 */
+			pcie@0,0 {
+				status = "okay";
+			};
+			pcie@1,0 {
+				status = "okay";
+			};
+		};
 	};
 };