Patchwork [U-Boot,2/5,v4] Exynos: config: Enable ACE HW for SHA 256 for Exynos

login
register
mail settings
Submitter Akshay Saraswat
Date March 5, 2013, 1:19 p.m.
Message ID <1362489600-20991-3-git-send-email-akshay.s@samsung.com>
Download mbox | patch
Permalink /patch/225019/
State Changes Requested
Delegated to: Minkyu Kang
Headers show

Comments

Akshay Saraswat - March 5, 2013, 1:19 p.m.
This enables SHA 256 for exynos.

Tested with command "hash sha256 0x40008000 0x2B 0x40009000".
Used mm and md to write a standard string to memory location
0x40008000 and ran the above command to verify the output.

Signed-off-by: ARUN MANKUZHI <arun.m@samsung.com>
Signed-off-by: Akshay Saraswat <akshay.s@samsung.com>
Acked-by: Simon Glass <sjg@chromium.org>
---
Changes since v1:
	- Removed not required config.

Changes sice v2:
	- Added "SHA1" in the comment for config.

Changes sice v3:
	- Added "Acked-by: Simon Glass <sjg@chromium.org>".

 include/configs/exynos5250-dt.h | 3 +++
 1 file changed, 3 insertions(+)

Patch

diff --git a/include/configs/exynos5250-dt.h b/include/configs/exynos5250-dt.h
index cabd2f2..0b43984 100644
--- a/include/configs/exynos5250-dt.h
+++ b/include/configs/exynos5250-dt.h
@@ -45,6 +45,9 @@ 
 /* Keep L2 Cache Disabled */
 #define CONFIG_SYS_DCACHE_OFF
 
+/* Enable ACE acceleration for SHA1 and SHA256 */
+#define CONFIG_EXYNOS_ACE_SHA
+
 #define CONFIG_SYS_SDRAM_BASE		0x40000000
 #define CONFIG_SYS_TEXT_BASE		0x43E00000