Patchwork target-mips: fix for incorrect multiplication with MULQ_S.PH

login
register
mail settings
Submitter Petar Jovanovic
Date Feb. 20, 2013, 4:19 p.m.
Message ID <56EA75BA695AE044ACFB41322F6D2BF40188B5F1@bamail02.ba.imgtec.org>
Download mbox | patch
Permalink /patch/222130/
State New
Headers show

Comments

Petar Jovanovic - Feb. 20, 2013, 4:19 p.m.
ping
http://patchwork.ozlabs.org/patch/218695/

Patch

diff --git a/target-mips/dsp_helper.c b/target-mips/dsp_helper.c
index 96cb044..6781da8 100644
--- a/target-mips/dsp_helper.c
+++ b/target-mips/dsp_helper.c
@@ -652,7 +652,7 @@  static inline int32_t mipsdsp_sat16_mul_q15_q15(uint16_t a, uint16_t b,
         temp = 0x7FFF0000;
         set_DSPControl_overflow_flag(1, 21, env);
     } else {
-        temp = ((uint32_t)a * (uint32_t)b);
+        temp = (int16_t)a * (int16_t)b;
         temp = temp << 1;
     }

diff --git a/tests/tcg/mips/mips32-dspr2/mulq_s_ph.c b/tests/tcg/mips/mips32-dspr2/mulq_s_ph.c
index d0f7674..00e0155 100644
--- a/tests/tcg/mips/mips32-dspr2/mulq_s_ph.c
+++ b/tests/tcg/mips/mips32-dspr2/mulq_s_ph.c
@@ -6,6 +6,21 @@  int main()
     int rd, rs, rt, dsp;
     int result, resultdsp;

+    rs = 0x80000000;
+    rt = 0x0ffc0000;
+    result = 0xF0040000;
+    resultdsp = 0;
+
+    __asm
+        ("mulq_s.ph %0, %2, %3\n\t"
+         "rddsp %1\n\t"
+         : "=r"(rd), "=r"(dsp)
+         : "r"(rs), "r"(rt)
+        );
+    dsp = (dsp >> 21) & 0x01;
+    assert(rd  == result);
+    assert(dsp == resultdsp);
+
     rs = 0x80001234;
     rt = 0x80004321;
     result = 0x7FFF098B;