From patchwork Tue Jan 15 10:25:46 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Birje X-Patchwork-Id: 212068 X-Patchwork-Delegate: promsoft@gmail.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id 0D7742C007B for ; Tue, 15 Jan 2013 21:18:56 +1100 (EST) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 20B4B4A04E; Tue, 15 Jan 2013 11:18:47 +0100 (CET) X-Virus-Scanned: Debian amavisd-new at theia.denx.de Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id IPySasf45qRO; Tue, 15 Jan 2013 11:18:46 +0100 (CET) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id EE3C94A04F; Tue, 15 Jan 2013 11:18:31 +0100 (CET) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 2DD664A02E for ; Tue, 15 Jan 2013 11:18:29 +0100 (CET) X-Virus-Scanned: Debian amavisd-new at theia.denx.de Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id FHCh-LLvBtwH for ; Tue, 15 Jan 2013 11:18:27 +0100 (CET) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from mailout2.samsung.com (mailout2.samsung.com [203.254.224.25]) by theia.denx.de (Postfix) with ESMTP id 144E14A037 for ; Tue, 15 Jan 2013 11:18:26 +0100 (CET) Received: from epcpsbgm1.samsung.com (epcpsbgm1 [203.254.230.26]) by mailout2.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MGN0043ZWMAYE01@mailout2.samsung.com> for u-boot@lists.denx.de; Tue, 15 Jan 2013 19:18:24 +0900 (KST) Received: from epcpsbgm1.samsung.com ( [172.20.52.123]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id A7.A4.01231.0FC25F05; Tue, 15 Jan 2013 19:18:24 +0900 (KST) X-AuditID: cbfee61a-b7fa66d0000004cf-96-50f52cf0a6ea Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id 67.A4.01231.0FC25F05; Tue, 15 Jan 2013 19:18:24 +0900 (KST) Received: from rajeshwari-linux.sisodomain.com ([107.108.215.115]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MGN000VMWMF3V70@mmp2.samsung.com> for u-boot@lists.denx.de; Tue, 15 Jan 2013 19:18:24 +0900 (KST) From: Rajeshwari Shinde To: u-boot@lists.denx.de Date: Tue, 15 Jan 2013 15:55:46 +0530 Message-id: <1358245546-10035-3-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.4.4 In-reply-to: <1358245546-10035-1-git-send-email-rajeshwari.s@samsung.com> References: <1358245546-10035-1-git-send-email-rajeshwari.s@samsung.com> DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrLLMWRmVeSWpSXmKPExsWyRsSkWveDztcAg/U7JC3e7u1kd2D0OHtn B2MAYxSXTUpqTmZZapG+XQJXxptdj9gK9qlXfP+3gLGBcYJCFyMnh4SAicSqyQ0sELaYxIV7 69m6GLk4hASWMkrMvjyfBabo+6/tUInpjBJX+jYwQTirmCTmnVnMBlLFJmAksfXkNEYQW0RA QuJX/1Uwm1kgRuL1/h9gNcICFhJnnv0Dm8oioCpx7NFUsBpeAQ+JvX2H2SG2KUgcm/qVFcTm FPCUmLfhMVhcCKjmYc8dNoheAYlvkw8BzeEAqpeV2HSAGeQeCYHLbBKXr2xhgpgjKXFwxQ2W CYzCCxgZVjGKphYkFxQnpeca6hUn5haX5qXrJefnbmIEhuHpf8+kdjCubLA4xCjAwajEw3tT 90uAEGtiWXFl7iFGCQ5mJRFen3dAId6UxMqq1KL8+KLSnNTiQ4w+QJdMZJYSTc4HxkheSbyh sYm5qbGppZGRmakpDmElcV7GU08ChATSE0tSs1NTC1KLYMYxcXBKNTCe2Wi7k/vMdNujHVJ7 O/963IyPXtMwQeFRs94apXj9afW327gEV/x/xLpPb3n0xGOxW18UtehYtB49G8x+yIR9axCD trVA+mPufXofM443Mxs9D7wdvunD2Z+/jyqt0blV1eupav/9Xe3D67GN3zz/Flosl51/9fZn 4fX2TwuPyQTear+d7vRDiaU4I9FQi7moOBEAMUwXtnACAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFuphkeLIzCtJLcpLzFFi42I5/e+xoO4Hna8BBrMn81i83dvJ7sDocfbO DsYAxqgGRpuM1MSU1CKF1Lzk/JTMvHRbJe/geOd4UzMDQ11DSwtzJYW8xNxUWyUXnwBdt8wc oLFKCmWJOaVAoYDE4mIlfTtME0JD3HQtYBojdH1DguB6jAzQQMIaxow3ux6xFexTr/j+bwFj A+MEhS5GTg4JAROJ77+2s0HYYhIX7q0Hsrk4hASmM0pc6dvABOGsYpKYd2YxWBWbgJHE1pPT GEFsEQEJiV/9V8FsZoEYidf7f4DVCAtYSJx59o8FxGYRUJU49mgqWA2vgIfE3r7D7BDbFCSO Tf3KCmJzCnhKzNvwGCwuBFTzsOcO2wRG3gWMDKsYRVMLkguKk9JzDfWKE3OLS/PS9ZLzczcx goP8mdQOxpUNFocYBTgYlXh4b+p+CRBiTSwrrsw9xCjBwawkwuvzDijEm5JYWZValB9fVJqT WnyI0QfoqonMUqLJ+cAIzCuJNzQ2MTc1NrU0sTAxs8QhrCTOy3jqSYCQQHpiSWp2ampBahHM OCYOTqkGxpXuPTs/J12fbv301a3gKS/bTDTfNeVkMhz/V2v590IlKzu7rX1U3nI2DUvHvZ7r 1P8o3bhU7/px2ptTcQ4zN/6pTfttIMSwRVt36j+DuvaTM2VTheednPz3sL7uVvXV1wJ9pjWf nll8fPtRAQGpN0w5TOu+P9zT/DL+pNGjxx39N/d1XsiavVmJpTgj0VCLuag4EQAh0ZIonwIA AA== X-CFilter-Loop: Reflected Cc: patches@linaro.org Subject: [U-Boot] [PATCH 2/2] SMDK5250: Add PMIC voltage settings X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.11 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: u-boot-bounces@lists.denx.de Errors-To: u-boot-bounces@lists.denx.de This patch adds required pmic voltage settings for SMDK5250. Signed-off-by: Rajeshwari Shinde Acked-by: Simon Glass --- board/samsung/smdk5250/smdk5250.c | 113 ++++++++++++++++++++++++++++++++++++- include/power/max77686_pmic.h | 30 ++++++++++ 2 files changed, 141 insertions(+), 2 deletions(-) diff --git a/board/samsung/smdk5250/smdk5250.c b/board/samsung/smdk5250/smdk5250.c index 7a5f132..12cc03e 100644 --- a/board/samsung/smdk5250/smdk5250.c +++ b/board/samsung/smdk5250/smdk5250.c @@ -23,6 +23,7 @@ #include #include #include +#include #include #include #include @@ -35,6 +36,7 @@ #include #include #include +#include DECLARE_GLOBAL_DATA_PTR; @@ -80,12 +82,119 @@ int dram_init(void) } #if defined(CONFIG_POWER) +static int pmic_reg_update(struct pmic *p, int reg, uint regval) +{ + u32 val; + int ret = 0; + + ret = pmic_reg_read(p, reg, &val); + if (ret) { + debug("%s: PMIC %d register read failed\n", __func__, reg); + return -1; + } + val |= regval; + ret = pmic_reg_write(p, reg, val); + if (ret) { + debug("%s: PMIC %d register write failed\n", __func__, reg); + return -1; + } + return 0; +} + int power_init_board(void) { + struct pmic *p; + + power_ps_hold_setup(); + + i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE); + if (pmic_init(I2C_PMIC)) return -1; - else - return 0; + + p = pmic_get("MAX77686_PMIC"); + if (!p) + return -ENODEV; + + if (pmic_probe(p)) + return -1; + + if (pmic_reg_update(p, MAX77686_REG_PMIC_32KHZ, MAX77686_32KHCP_EN)) + return -1; + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BBAT, + MAX77686_BBCHOSTEN | MAX77686_BBCVS_3_5V)) + return -1; + + /* VDD_MIF */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK1OUT, + MAX77686_BUCK1OUT_1V)) { + debug("%s: PMIC %d register write failed\n", __func__, + MAX77686_REG_PMIC_BUCK1OUT); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK1CRTL, + MAX77686_BUCK1CTRL_EN)) + return -1; + + /* VDD_ARM */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK2DVS1, + MAX77686_BUCK2DVS1_1_3V)) { + debug("%s: PMIC %d register write failed\n", __func__, + MAX77686_REG_PMIC_BUCK2DVS1); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK2CTRL1, + MAX77686_BUCK2CTRL_ON)) + return -1; + + /* VDD_INT */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK3DVS1, + MAX77686_BUCK3DVS1_1_0125V)) { + debug("%s: PMIC %d register write failed\n", __func__, + MAX77686_REG_PMIC_BUCK3DVS1); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK3CTRL, + MAX77686_BUCK3CTRL_ON)) + return -1; + + /* VDD_G3D */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK4DVS1, + MAX77686_BUCK4DVS1_1_2V)) { + debug("%s: PMIC %d register write failed\n", __func__, + MAX77686_REG_PMIC_BUCK4DVS1); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK4CTRL1, + MAX77686_BUCK3CTRL_ON)) + return -1; + + /* VDD_LDO2 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO2CTRL1, + MAX77686_LD02CTRL1_1_5V | EN_LDO)) + return -1; + + /* VDD_LDO3 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO3CTRL1, + MAX77686_LD03CTRL1_1_8V | EN_LDO)) + return -1; + + /* VDD_LDO5 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO5CTRL1, + MAX77686_LD05CTRL1_1_8V | EN_LDO)) + return -1; + + /* VDD_LDO10 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO10CTRL1, + MAX77686_LD10CTRL1_1_8V | EN_LDO)) + return -1; + + return 0; } #endif diff --git a/include/power/max77686_pmic.h b/include/power/max77686_pmic.h index d949ace..5b7b6ce 100644 --- a/include/power/max77686_pmic.h +++ b/include/power/max77686_pmic.h @@ -155,4 +155,34 @@ enum { EN_LDO = (0x3 << 6), }; +/* Buck1 1 volt value */ +#define MAX77686_BUCK1OUT_1V 0x5 +#define MAX77686_BUCK1CTRL_EN (3 << 0) +/* Buck2 1.3 volt value */ +#define MAX77686_BUCK2DVS1_1_3V 0x38 +#define MAX77686_BUCK2CTRL_ON (1 << 4) +/* Buck3 1.0125 volt value */ +#define MAX77686_BUCK3DVS1_1_0125V 0x21 +#define MAX77686_BUCK3CTRL_ON (1 << 4) +/* Buck4 1.2 volt value */ +#define MAX77686_BUCK4DVS1_1_2V 0x30 +#define MAX77686_BUCK4CTRL_ON (1 << 4) +/* LDO2 1.5 volt value */ +#define MAX77686_LD02CTRL1_1_5V 0x1c +/* LDO3 1.8 volt value */ +#define MAX77686_LD03CTRL1_1_8V 0x14 +/* LDO5 1.8 volt value */ +#define MAX77686_LD05CTRL1_1_8V 0x14 +/* LDO10 1.8 volt value */ +#define MAX77686_LD10CTRL1_1_8V 0x14 +/* MAX77686_REG_PMIC_32KHZ set to 32KH CP + * output is activated + */ +#define MAX77686_32KHCP_EN (1 << 1) +/* MAX77686_REG_PMIC_BBAT set to + * Back up batery charger on and + * limit voltage setting to 3.5v + */ +#define MAX77686_BBCHOSTEN (1 << 0) +#define MAX77686_BBCVS_3_5V (3 << 3) #endif /* __MAX77686_PMIC_H_ */