Patchwork [U-Boot,3/7] tegra30: add SBC1 to periph id mapping table

login
register
mail settings
Submitter Allen Martin
Date Jan. 11, 2013, 6:44 p.m.
Message ID <1357929877-18671-4-git-send-email-amartin@nvidia.com>
Download mbox | patch
Permalink /patch/211405/
State Superseded
Headers show

Comments

Allen Martin - Jan. 11, 2013, 6:44 p.m.
SBC1 is SPI controller 1 on tegra30

Signed-off-by: Allen Martin <amartin@nvidia.com>
---
 arch/arm/cpu/tegra30-common/clock.c |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Patch

diff --git a/arch/arm/cpu/tegra30-common/clock.c b/arch/arm/cpu/tegra30-common/clock.c
index c67a2e1..db5ac1e 100644
--- a/arch/arm/cpu/tegra30-common/clock.c
+++ b/arch/arm/cpu/tegra30-common/clock.c
@@ -318,7 +318,7 @@  static s8 periph_id_to_internal_id[PERIPH_ID_COUNT] = {
 
 	/* 40 */
 	NONE(KFUSE),
-	NONE(SBC1),	/* SBC1, 0x34, is this SPI1? */
+	PERIPHC_SBC1,
 	PERIPHC_NOR,
 	NONE(RESERVED43),
 	PERIPHC_SBC2,