From patchwork Mon Jan 7 13:08:45 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Birje X-Patchwork-Id: 209914 X-Patchwork-Delegate: promsoft@gmail.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id CE2F52C009F for ; Tue, 8 Jan 2013 00:04:31 +1100 (EST) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 4C1CD4A033; Mon, 7 Jan 2013 14:04:26 +0100 (CET) X-Virus-Scanned: Debian amavisd-new at theia.denx.de Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id yRICZ4R+iMCZ; Mon, 7 Jan 2013 14:04:26 +0100 (CET) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 7B33C4A036; Mon, 7 Jan 2013 14:04:25 +0100 (CET) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 097CD4A036 for ; Mon, 7 Jan 2013 14:04:23 +0100 (CET) X-Virus-Scanned: Debian amavisd-new at theia.denx.de Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id 4dARD5sFCW4L for ; Mon, 7 Jan 2013 14:04:21 +0100 (CET) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from mailout4.samsung.com (mailout4.samsung.com [203.254.224.34]) by theia.denx.de (Postfix) with ESMTP id 668454A033 for ; Mon, 7 Jan 2013 14:04:18 +0100 (CET) Received: from epcpsbgm2.samsung.com (epcpsbgm2 [203.254.230.27]) by mailout4.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MG9003BQAZ4O5M0@mailout4.samsung.com> for u-boot@lists.denx.de; Mon, 07 Jan 2013 22:04:16 +0900 (KST) Received: from epcpsbgm2.samsung.com ( [172.20.52.124]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id 73.49.12699.0D7CAE05; Mon, 07 Jan 2013 22:04:16 +0900 (KST) X-AuditID: cbfee61b-b7f616d00000319b-c4-50eac7d076e5 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id 03.49.12699.0D7CAE05; Mon, 07 Jan 2013 22:04:16 +0900 (KST) Received: from rajeshwari-linux.sisodomain.com ([107.108.215.115]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MG900HHWAUUOH80@mmp2.samsung.com> for u-boot@lists.denx.de; Mon, 07 Jan 2013 22:04:16 +0900 (KST) From: Rajeshwari Shinde To: u-boot@lists.denx.de Date: Mon, 07 Jan 2013 18:38:45 +0530 Message-id: <1357564126-13275-4-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.4.4 In-reply-to: <1357564126-13275-1-git-send-email-rajeshwari.s@samsung.com> References: <1357564126-13275-1-git-send-email-rajeshwari.s@samsung.com> DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrLLMWRmVeSWpSXmKPExsWyRsSkRvfC8VcBBhd36lq83dvJ7sDocfbO DsYAxigum5TUnMyy1CJ9uwSujB2/vrEX3FOvuPm0j7mBcY9CFyMnh4SAicTNB3uZIWwxiQv3 1rN1MXJxCAksZZTYe7yXBaZo77d5jBCJ6YwS07avgapaxSTxYNZ6dpAqNgEjia0npzGC2CIC EhK/+q+C2cwCRRJTuxezgtjCAtYSPy8sBLNZBFQl1hw/wAZi8wp4SByZNg9qm4LEsalfwWo4 BTwlOv/PAjtPCKjm0p/djBC9AhLfJh8CqucAqpeV2HSAGeQeCYHLbBKTlrdBvSMpcXDFDZYJ jMILGBlWMYqmFiQXFCel5xrpFSfmFpfmpesl5+duYgSG4el/z6R3MK5qsDjEKMDBqMTDe9Hg VYAQa2JZcWXuIUYJDmYlEV6bLqAQb0piZVVqUX58UWlOavEhRh+gSyYyS4km5wNjJK8k3tDY xNzU2NTSyMjM1BSHsJI4L+OpJwFCAumJJanZqakFqUUw45g4OKUaGFcsjttjohyZVlu10Ywn ynVhtM9k875LP027OfkcA8x/23w3XiPL0TlR4aUPb7z6veD0A+rxk+M2azM8nb+mfe4Hhvkv tq69FrK5bvvDUs13mjeTr7+7qGqXV3m7LTZSk+H5TI2j7uE6O45pVFfwdBp33RSXi457btn+ yqWkTYi9qPmOiC27EktxRqKhFnNRcSIAFxcAN3ACAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFuphkeLIzCtJLcpLzFFi42I5/e+xoO6F468CDO73K1q83dvJ7sDocfbO DsYAxqgGRpuM1MSU1CKF1Lzk/JTMvHRbJe/geOd4UzMDQ11DSwtzJYW8xNxUWyUXnwBdt8wc oLFKCmWJOaVAoYDE4mIlfTtME0JD3HQtYBojdH1DguB6jAzQQMIaxowdv76xF9xTr7j5tI+5 gXGPQhcjJ4eEgInE3m/zGCFsMYkL99azdTFycQgJTGeUmLZ9DZSzikniwaz17CBVbAJGEltP TgPrEBGQkPjVfxXMZhYokpjavZgVxBYWsJb4eWEhmM0ioCqx5vgBNhCbV8BD4si0eSwQ2xQk jk39ClbDKeAp0fl/FjOILQRUc+nPbsYJjLwLGBlWMYqmFiQXFCel5xrpFSfmFpfmpesl5+du YgQH+TPpHYyrGiwOMQpwMCrx8F40eBUgxJpYVlyZe4hRgoNZSYTXpgsoxJuSWFmVWpQfX1Sa k1p8iNEH6KqJzFKiyfnACMwriTc0NjE3NTa1NLEwMbPEIawkzst46kmAkEB6YklqdmpqQWoR zDgmDk6pBka3w7fVJe2tmWvPPftdV5nE4nO41EaTp3TrhfKgR72/jdh2XfomsO78JU0jJc62 c7ufb9jc831+Z4SDT/rEjSzcZ1yk1vx0fRS4mjt1xt2Tz37ukr58sD3vtdXKhGnMR8tar66X qJ59okc/qsL6c6iIUEXTiwl11UJZO596fX1kwMnp9HuvzwwlluKMREMt5qLiRAC0fxZ/nwIA AA== X-CFilter-Loop: Reflected Cc: kmpark@infradead.org, patches@linaro.org Subject: [U-Boot] [PATCH 3/4 V2] SMDK5250: Add PMIC voltage settings X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.11 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: u-boot-bounces@lists.denx.de Errors-To: u-boot-bounces@lists.denx.de This patch adds required pmic voltage settings for SMDK5250. Signed-off-by: Rajeshwari Shinde --- Changes in V2: - Added pmic_reg_update static function. - Added error check. board/samsung/smdk5250/smdk5250.c | 110 ++++++++++++++++++++++++++++++++++++- include/power/max77686_pmic.h | 30 ++++++++++ 2 files changed, 138 insertions(+), 2 deletions(-) diff --git a/board/samsung/smdk5250/smdk5250.c b/board/samsung/smdk5250/smdk5250.c index 73c3ec0..9b0fe39 100644 --- a/board/samsung/smdk5250/smdk5250.c +++ b/board/samsung/smdk5250/smdk5250.c @@ -24,14 +24,17 @@ #include #include #include +#include #include #include #include #include #include #include +#include #include #include +#include DECLARE_GLOBAL_DATA_PTR; @@ -58,12 +61,115 @@ int dram_init(void) } #if defined(CONFIG_POWER) +static int pmic_reg_update(struct pmic *p, int reg, uint regval) +{ + u32 val; + int ret = 0; + + ret = pmic_reg_read(p, reg, &val); + if (ret) { + debug("%s: PMIC register read failed\n", __func__); + return -1; + } + val |= regval; + ret = pmic_reg_write(p, reg, val); + if (ret) { + debug("%s: PMIC register write failed\n", __func__); + return -1; + } + return 0; +} + int power_init_board(void) { + struct pmic *p; + + power_ps_hold_setup(); + + i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE); + if (pmic_init(I2C_PMIC)) return -1; - else - return 0; + + p = pmic_get("MAX77686_PMIC"); + if (!p) + return -ENODEV; + + if (pmic_probe(p)) + return -1; + + if (pmic_reg_update(p, MAX77686_REG_PMIC_32KHZ, MAX77686_32KHCP_EN)) + return -1; + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BBAT, + (MAX77686_BBCHOSTEN | MAX77686_BBCVS_3_5V))) + return -1; + + /* VDD_MIF */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK1OUT, + MAX77686_BUCK1OUT_1V)) { + debug("%s: PMIC BUCK1OUT register write failed\n", __func__); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK1CRTL, + MAX77686_BUCK1CTRL_EN)) + return -1; + + /* VDD_ARM */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK2DVS1, + MAX77686_BUCK2DVS1_1_3V)) { + debug("%s: PMIC BUCK2DVS1 register write failed\n", __func__); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK2CTRL1, + MAX77686_BUCK2CTRL_ON)) + return -1; + + /* VDD_INT */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK3DVS1, + MAX77686_BUCK3DVS1_1_0125V)) { + debug("%s: PMIC BUCK3DVS1 register write failed\n", __func__); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK3CTRL, + MAX77686_BUCK3CTRL_ON)) + return -1; + + /* VDD_G3D */ + if (pmic_reg_write(p, MAX77686_REG_PMIC_BUCK4DVS1, + MAX77686_BUCK4DVS1_1_2V)) { + debug("%s: PMIC BUCK4DVS1 register write failed\n", __func__); + return -1; + } + + if (pmic_reg_update(p, MAX77686_REG_PMIC_BUCK4CTRL1, + MAX77686_BUCK3CTRL_ON)) + return -1; + + /* VDD_LDO2 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO2CTRL1, + (MAX77686_LD02CTRL1_1_5V | EN_LDO))) + return -1; + + /* VDD_LDO3 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO3CTRL1, + (MAX77686_LD03CTRL1_1_8V | EN_LDO))) + return -1; + + /* VDD_LDO5 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO5CTRL1, + (MAX77686_LD05CTRL1_1_8V | EN_LDO))) + return -1; + + /* VDD_LDO10 */ + if (pmic_reg_update(p, MAX77686_REG_PMIC_LDO10CTRL1, + (MAX77686_LD10CTRL1_1_8V | EN_LDO))) + return -1; + + return 0; } #endif diff --git a/include/power/max77686_pmic.h b/include/power/max77686_pmic.h index d949ace..5b7b6ce 100644 --- a/include/power/max77686_pmic.h +++ b/include/power/max77686_pmic.h @@ -155,4 +155,34 @@ enum { EN_LDO = (0x3 << 6), }; +/* Buck1 1 volt value */ +#define MAX77686_BUCK1OUT_1V 0x5 +#define MAX77686_BUCK1CTRL_EN (3 << 0) +/* Buck2 1.3 volt value */ +#define MAX77686_BUCK2DVS1_1_3V 0x38 +#define MAX77686_BUCK2CTRL_ON (1 << 4) +/* Buck3 1.0125 volt value */ +#define MAX77686_BUCK3DVS1_1_0125V 0x21 +#define MAX77686_BUCK3CTRL_ON (1 << 4) +/* Buck4 1.2 volt value */ +#define MAX77686_BUCK4DVS1_1_2V 0x30 +#define MAX77686_BUCK4CTRL_ON (1 << 4) +/* LDO2 1.5 volt value */ +#define MAX77686_LD02CTRL1_1_5V 0x1c +/* LDO3 1.8 volt value */ +#define MAX77686_LD03CTRL1_1_8V 0x14 +/* LDO5 1.8 volt value */ +#define MAX77686_LD05CTRL1_1_8V 0x14 +/* LDO10 1.8 volt value */ +#define MAX77686_LD10CTRL1_1_8V 0x14 +/* MAX77686_REG_PMIC_32KHZ set to 32KH CP + * output is activated + */ +#define MAX77686_32KHCP_EN (1 << 1) +/* MAX77686_REG_PMIC_BBAT set to + * Back up batery charger on and + * limit voltage setting to 3.5v + */ +#define MAX77686_BBCHOSTEN (1 << 0) +#define MAX77686_BBCVS_3_5V (3 << 3) #endif /* __MAX77686_PMIC_H_ */