Patchwork [AArch64] Add basic recognition for cpu cortex-a53 and cortex-a57

login
register
mail settings
Submitter Yufeng Zhang
Date Dec. 14, 2012, 5:09 p.m.
Message ID <50CB5D39.3030902@arm.com>
Download mbox | patch
Permalink /patch/206529/
State New
Headers show

Comments

Yufeng Zhang - Dec. 14, 2012, 5:09 p.m.
Hi,

This patch adds the basic recognition for cpu cortex-a53 and cortex-a57. 
  OK to commit?

Thanks,
Yufeng


gcc/

2012-12-14  Yufeng Zhang  <yufeng.zhang@arm.com>

         * config/aarch64/aarch64-cores.def: Add entries for 
"cortex-a53" and
         "cortex-a57".
         * config/aarch64/aarch64-tune.md: Re-generate.
Richard Earnshaw - Dec. 17, 2012, 3:14 p.m.
On 14/12/12 17:09, Yufeng Zhang wrote:
> Hi,
>
> This patch adds the basic recognition for cpu cortex-a53 and cortex-a57.
>    OK to commit?
>

OK.

R.

Patch

diff --git a/gcc/config/aarch64/aarch64-cores.def b/gcc/config/aarch64/aarch64-cores.def
index 06cc982..4b77009 100644
--- a/gcc/config/aarch64/aarch64-cores.def
+++ b/gcc/config/aarch64/aarch64-cores.def
@@ -34,5 +34,7 @@ 
    This list currently contains example CPUs that implement AArch64, and
    therefore serves as a template for adding more CPUs in the future.  */
 
+AARCH64_CORE("cortex-a53",	  cortexa53,	     8,  AARCH64_FL_FPSIMD,    generic)
+AARCH64_CORE("cortex-a57",	  cortexa57,	     8,  AARCH64_FL_FPSIMD,    generic)
 AARCH64_CORE("example-1",	      large,	     8,  AARCH64_FL_FPSIMD,    generic)
 AARCH64_CORE("example-2",	      small,	     8,  AARCH64_FL_FPSIMD,    generic)
diff --git a/gcc/config/aarch64/aarch64-tune.md b/gcc/config/aarch64/aarch64-tune.md
index a654a91..02699e3 100644
--- a/gcc/config/aarch64/aarch64-tune.md
+++ b/gcc/config/aarch64/aarch64-tune.md
@@ -1,5 +1,5 @@ 
 ;; -*- buffer-read-only: t -*-
 ;; Generated automatically by gentune.sh from aarch64-cores.def
 (define_attr "tune"
-	"large,small"
+	"cortexa53,cortexa57,large,small"
 	(const (symbol_ref "((enum attr_tune) aarch64_tune)")))