Patchwork [U-Boot,v3,2/4] Exynos5: Add base addresses for SATA

login
register
mail settings
Submitter Vasanth Ananthan
Date Dec. 12, 2012, 8:58 a.m.
Message ID <1355302733-10100-3-git-send-email-vasanthananthan@gmail.com>
Download mbox | patch
Permalink /patch/205464/
State Not Applicable
Delegated to: Minkyu Kang
Headers show

Comments

Vasanth Ananthan - Dec. 12, 2012, 8:58 a.m.
This patch adds the macro definition of SATA controller and PHY controller
base addresses.

Signed-off-by: Vasanth Ananthan <vasanth.a@samsung.com>
---
 arch/arm/include/asm/arch-exynos/cpu.h    |    3 +++
 arch/arm/include/asm/arch-exynos/periph.h |    1 +
 2 files changed, 4 insertions(+)

Patch

diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h
index d1b2ea8..6ea1230 100644
--- a/arch/arm/include/asm/arch-exynos/cpu.h
+++ b/arch/arm/include/asm/arch-exynos/cpu.h
@@ -80,8 +80,11 @@ 
 #define EXYNOS5_USB_HOST_EHCI_BASE	0x12110000
 #define EXYNOS5_USBPHY_BASE		0x12130000
 #define EXYNOS5_USBOTG_BASE		0x12140000
+#define EXYNOS5_SATA_PHY_BASE           0x12170000
+#define EXYNOS5_SATA_PHY_I2C            0x121D0000
 #define EXYNOS5_MMC_BASE		0x12200000
 #define EXYNOS5_SROMC_BASE		0x12250000
+#define EXYNOS5_SATA_BASE               0x122F0000
 #define EXYNOS5_UART_BASE		0x12C00000
 #define EXYNOS5_I2C_BASE		0x12C60000
 #define EXYNOS5_SPI_BASE		0x12D20000
diff --git a/arch/arm/include/asm/arch-exynos/periph.h b/arch/arm/include/asm/arch-exynos/periph.h
index 13abd2d..58dc675 100644
--- a/arch/arm/include/asm/arch-exynos/periph.h
+++ b/arch/arm/include/asm/arch-exynos/periph.h
@@ -54,6 +54,7 @@  enum periph_id {
 	PERIPH_ID_UART1,
 	PERIPH_ID_UART2,
 	PERIPH_ID_UART3,
+	PERIPH_ID_SATA,
 
 	PERIPH_ID_COUNT,
 	PERIPH_ID_NONE = -1,