Patchwork [v3,1/2] ARM: tegra: paz00: Add host1x support

login
register
mail settings
Submitter Marc Dietrich
Date Nov. 16, 2012, 10:59 p.m.
Message ID <0a45efce28b667f334b682a6b8b056e4c7a5d486.1353106697.git.marvin24@gmx.de>
Download mbox | patch
Permalink /patch/199802/
State Superseded, archived
Headers show

Comments

Marc Dietrich - Nov. 16, 2012, 10:59 p.m.
This adds host1x support which includes LVDS support. HDMI is disabled
for now as the tegra drm cannot handle two different display timings
at the same time.

--
V3: forgot to move host1x up, revert the hdmi ddc clock change

Signed-off-by: Marc Dietrich <marvin24@gmx.de>
---
 arch/arm/boot/dts/tegra20-paz00.dts |   11 ++++++++++-
 1 file changed, 10 insertions(+), 1 deletion(-)

Patch

diff --git a/arch/arm/boot/dts/tegra20-paz00.dts b/arch/arm/boot/dts/tegra20-paz00.dts
index e884fa5..6cc6215 100644
--- a/arch/arm/boot/dts/tegra20-paz00.dts
+++ b/arch/arm/boot/dts/tegra20-paz00.dts
@@ -14,6 +14,15 @@ 
 		bootargs = "console=ttyS0,115200n8 earlyprintk root=/dev/mmcblk0p7 rootwait verbose debug tegrapart=recovery:300:a00:800,boot:d00:1000:800,mbr:1d00:200:800";
 	};
 
+	host1x {
+		dc@54200000 {
+			rgb {
+				status = "okay";
+				nvidia,ddc-i2c-bus = <&lvds_ddc>;
+			};
+		};
+	};
+
 	pinmux {
 		pinctrl-names = "default";
 		pinctrl-0 = <&state_default>;
@@ -244,7 +253,7 @@ 
 		clock-frequency = <216000000>;
 	};
 
-	i2c@7000c000 {
+	lvds_ddc: i2c@7000c000 {
 		status = "okay";
 		clock-frequency = <400000>;