Patchwork [U-Boot,2/9] x86: Add initial memory barrier macros

login
register
mail settings
Submitter Simon Glass
Date Oct. 4, 2012, 12:39 a.m.
Message ID <1349311168-3524-3-git-send-email-sjg@chromium.org>
Download mbox | patch
Permalink /patch/188971/
State Superseded, archived
Delegated to: Graeme Russ
Headers show

Comments

Simon Glass - Oct. 4, 2012, 12:39 a.m.
These are available on other architectures, so add them on x86.

Signed-off-by: Simon Glass <sjg@chromium.org>
---
 arch/x86/include/asm/io.h |    8 ++++++++
 1 files changed, 8 insertions(+), 0 deletions(-)
Gabe Black - Oct. 4, 2012, 1:09 a.m.
Acked-by: Gabe Black <gabeblack@chromium.org>

Patch

diff --git a/arch/x86/include/asm/io.h b/arch/x86/include/asm/io.h
index 9b757d4..b12bdd8 100644
--- a/arch/x86/include/asm/io.h
+++ b/arch/x86/include/asm/io.h
@@ -234,4 +234,12 @@  static inline phys_addr_t virt_to_phys(void * vaddr)
 	return (phys_addr_t)(vaddr);
 }
 
+/*
+ * TODO: The kernel offers some more advanced versions of barriers, it might
+ * have some advantages to use them instead of the simple one here.
+ */
+#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define __iormb()	dmb()
+#define __iowmb()	dmb()
+
 #endif