Patchwork [5/6] booke: Added DBCR4 SPR number

login
register
mail settings
Submitter Bharat Bhushan
Date Aug. 21, 2012, 1:51 p.m.
Message ID <1345557120-16197-6-git-send-email-Bharat.Bhushan@freescale.com>
Download mbox | patch
Permalink /patch/179068/
State New
Headers show

Comments

Bharat Bhushan - Aug. 21, 2012, 1:51 p.m.
Signed-off-by: Bharat Bhushan <bharat.bhushan@freescale.com>
---
 arch/powerpc/include/asm/reg_booke.h |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
Scott Wood - Sept. 5, 2012, 11:24 p.m.
On 08/21/2012 08:51 AM, Bharat Bhushan wrote:
> Signed-off-by: Bharat Bhushan <bharat.bhushan@freescale.com>
> ---
>  arch/powerpc/include/asm/reg_booke.h |    1 +
>  1 files changed, 1 insertions(+), 0 deletions(-)
> 
> diff --git a/arch/powerpc/include/asm/reg_booke.h b/arch/powerpc/include/asm/reg_booke.h
> index e07e6af..b417de3 100644
> --- a/arch/powerpc/include/asm/reg_booke.h
> +++ b/arch/powerpc/include/asm/reg_booke.h
> @@ -56,6 +56,7 @@
>  #define SPRN_SPRG7W	0x117	/* Special Purpose Register General 7 Write */
>  #define SPRN_EPCR	0x133	/* Embedded Processor Control Register */
>  #define SPRN_DBCR2	0x136	/* Debug Control Register 2 */
> +#define SPRN_DBCR4	0x233	/* Debug Control Register 4 */
>  #define SPRN_MSRP	0x137	/* MSR Protect Register */
>  #define SPRN_IAC3	0x13A	/* Instruction Address Compare 3 */
>  #define SPRN_IAC4	0x13B	/* Instruction Address Compare 4 */
> 

Please keep this in numerical order.

-Scott


--
To unsubscribe from this list: send the line "unsubscribe kvm-ppc" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Patch

diff --git a/arch/powerpc/include/asm/reg_booke.h b/arch/powerpc/include/asm/reg_booke.h
index e07e6af..b417de3 100644
--- a/arch/powerpc/include/asm/reg_booke.h
+++ b/arch/powerpc/include/asm/reg_booke.h
@@ -56,6 +56,7 @@ 
 #define SPRN_SPRG7W	0x117	/* Special Purpose Register General 7 Write */
 #define SPRN_EPCR	0x133	/* Embedded Processor Control Register */
 #define SPRN_DBCR2	0x136	/* Debug Control Register 2 */
+#define SPRN_DBCR4	0x233	/* Debug Control Register 4 */
 #define SPRN_MSRP	0x137	/* MSR Protect Register */
 #define SPRN_IAC3	0x13A	/* Instruction Address Compare 3 */
 #define SPRN_IAC4	0x13B	/* Instruction Address Compare 4 */