Patchwork powerpc:Update Integrated Flash controller device tree bindings

login
register
mail settings
Submitter Prabhakar Kushwaha
Date Aug. 15, 2012, 3:13 p.m.
Message ID <1345043632-28535-1-git-send-email-prabhakar@freescale.com>
Download mbox | patch
Permalink /patch/177703/
State Accepted
Commit f4dfef75adb12fec7693d0c469e2de6c7d45e975
Delegated to: Kumar Gala
Headers show

Comments

Prabhakar Kushwaha - Aug. 15, 2012, 3:13 p.m.
Freescale's Integrated Flash controller (IFC) may have one or two
interrupts. In case of single interrupt line, it will cover all IFC
interrupts.

Update this information in IFC device tree bindings

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
---
Base upon git://git.kernel.org/pub/scm/linux/kernel/git/galak/powerpc.git
Branch next

 .../devicetree/bindings/powerpc/fsl/ifc.txt        |    9 ++++++---
 1 file changed, 6 insertions(+), 3 deletions(-)
Kumar Gala - Aug. 17, 2012, 2:07 p.m.
On Aug 15, 2012, at 10:13 AM, Prabhakar Kushwaha wrote:

> Freescale's Integrated Flash controller (IFC) may have one or two
> interrupts. In case of single interrupt line, it will cover all IFC
> interrupts.
> 
> Update this information in IFC device tree bindings
> 
> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
> ---
> Base upon git://git.kernel.org/pub/scm/linux/kernel/git/galak/powerpc.git
> Branch next
> 
> .../devicetree/bindings/powerpc/fsl/ifc.txt        |    9 ++++++---
> 1 file changed, 6 insertions(+), 3 deletions(-)

applied to next

- k

Patch

diff --git a/Documentation/devicetree/bindings/powerpc/fsl/ifc.txt b/Documentation/devicetree/bindings/powerpc/fsl/ifc.txt
index 939a26d..88c7a26 100644
--- a/Documentation/devicetree/bindings/powerpc/fsl/ifc.txt
+++ b/Documentation/devicetree/bindings/powerpc/fsl/ifc.txt
@@ -12,9 +12,12 @@  Properties:
 - #size-cells : Either one or two, depending on how large each chipselect
                 can be.
 - reg : Offset and length of the register set for the device
-- interrupts : IFC has two interrupts. The first one is the "common"
-               interrupt(CM_EVTER_STAT), and second is the NAND interrupt
-               (NAND_EVTER_STAT).
+- interrupts: IFC may have one or two interrupts.  If two interrupt
+              specifiers are present, the first is the "common"
+              interrupt (CM_EVTER_STAT), and the second is the NAND
+              interrupt (NAND_EVTER_STAT).  If there is only one,
+              that interrupt reports both types of event.
+
 
 - ranges : Each range corresponds to a single chipselect, and covers
            the entire access window as configured.