Patchwork [U-Boot] arm:cache:trats: Enable PL310 L2 Cache Controller at TRATS Samsung board

login
register
mail settings
Submitter Łukasz Majewski
Date Aug. 7, 2012, 3:42 p.m.
Message ID <1344354134-28906-1-git-send-email-l.majewski@samsung.com>
Download mbox | patch
Permalink /patch/175668/
State Accepted
Commit d0460b01cc5709067b2b952d44618ddfde6b19b4
Delegated to: Minkyu Kang
Headers show

Comments

Łukasz Majewski - Aug. 7, 2012, 3:42 p.m.
Enable the PL310 L2 cache controller at TRATS Samsung board.

Signed-off-by: Lukasz Majewski <l.majewski@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Cc: Minkyu Kang <mk7.kang@samsung.com>
---
 include/configs/trats.h |    6 ++++--
 1 files changed, 4 insertions(+), 2 deletions(-)
Minkyu Kang - Aug. 16, 2012, 8:07 a.m.
On 8 August 2012 00:42, Lukasz Majewski <l.majewski@samsung.com> wrote:
> Enable the PL310 L2 cache controller at TRATS Samsung board.
>
> Signed-off-by: Lukasz Majewski <l.majewski@samsung.com>
> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
> Cc: Minkyu Kang <mk7.kang@samsung.com>
> ---
>  include/configs/trats.h |    6 ++++--
>  1 files changed, 4 insertions(+), 2 deletions(-)
>

applied to u-boot-samsung.

Thanks.
Minkyu Kang.
Łukasz Majewski - Aug. 16, 2012, 1:29 p.m.
Hi Minkyu,

> On 8 August 2012 00:42, Lukasz Majewski <l.majewski@samsung.com>
> wrote:
> > Enable the PL310 L2 cache controller at TRATS Samsung board.
> >
> > Signed-off-by: Lukasz Majewski <l.majewski@samsung.com>
> > Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
> > Cc: Minkyu Kang <mk7.kang@samsung.com>
> > ---
> >  include/configs/trats.h |    6 ++++--
> >  1 files changed, 4 insertions(+), 2 deletions(-)
> >
> 
> applied to u-boot-samsung.

Can you fall back this patch (about enabling the PL310 L2 cache) from
your tree?

It needs some more work.

The L1 enabling patch is OK.

Patch

diff --git a/include/configs/trats.h b/include/configs/trats.h
index 9cd1292..9c31f47 100644
--- a/include/configs/trats.h
+++ b/include/configs/trats.h
@@ -42,8 +42,10 @@ 
 #define CONFIG_DISPLAY_CPUINFO
 #define CONFIG_DISPLAY_BOARDINFO
 
-/* Keep L2 Cache Disabled */
-#define CONFIG_SYS_L2CACHE_OFF
+#ifndef CONFIG_SYS_L2CACHE_OFF
+#define CONFIG_SYS_L2_PL310
+#define CONFIG_SYS_PL310_BASE	0x10502000
+#endif
 
 #define CONFIG_SYS_SDRAM_BASE		0x40000000
 #define CONFIG_SYS_TEXT_BASE		0x63300000