Patchwork [U-Boot,01/12] ARM: arm1176: enable instruction cache in arch_cpu_init()

login
register
mail settings
Submitter Stephen Warren
Date July 4, 2012, 2:02 a.m.
Message ID <1341367375-11467-2-git-send-email-swarren@wwwdotorg.org>
Download mbox | patch
Permalink /patch/168867/
State Accepted
Commit 86c632651d317fbb9de92489b7a5febece3c4436
Delegated to: Tom Rini
Headers show

Comments

Stephen Warren - July 4, 2012, 2:02 a.m.
Note that this affects all users of the ARM1176 CPU that enable
CONFIG_ARCH_CPU_INIT, not just the BCM2835 SoC, potentially such as
tnetv107x.

Cc: Cyril Chemparathy <cyril@ti.com>
Signed-off-by: Stephen Warren <swarren@wwwdotorg.org>
---
 arch/arm/cpu/arm1176/cpu.c |    7 +++++++
 1 file changed, 7 insertions(+)

Patch

diff --git a/arch/arm/cpu/arm1176/cpu.c b/arch/arm/cpu/arm1176/cpu.c
index c0fd114..532a90b 100644
--- a/arch/arm/cpu/arm1176/cpu.c
+++ b/arch/arm/cpu/arm1176/cpu.c
@@ -65,3 +65,10 @@  static void cache_flush (void)
 	/* mem barrier to sync things */
 	asm ("mcr p15, 0, %0, c7, c10, 4": :"r" (0));
 }
+
+int arch_cpu_init(void)
+{
+	icache_enable();
+
+	return 0;
+}