Patchwork [PULL,0/3] target-arm queue

login
register
mail settings
Submitter Peter Maydell
Date March 30, 2012, 10:26 a.m.
Message ID <1333103176-3313-1-git-send-email-peter.maydell@linaro.org>
Download mbox
Permalink /patch/149623/
State New
Headers show

Pull-request

git://git.linaro.org/people/pmaydell/qemu-arm.git target-arm.for-upstream

Comments

Peter Maydell - March 30, 2012, 10:26 a.m.
Hi; this is a pullreq for my target-arm queue; please pull.

The following changes since commit f638f0d3ae214d995cdd94578195700cda24597b:

  qemu tcg: Remove one entry of INDEX_op_ld_i64 from ppc_op_defs (2012-03-29 11:10:08 +0400)

are available in the git repository at:
  git://git.linaro.org/people/pmaydell/qemu-arm.git target-arm.for-upstream

Andreas Färber (2):
      target-arm: Drop cpu_arm_close()
      target-arm: Minimalistic CPU QOM'ification

Andrew Towers (1):
      ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.

 Makefile.target        |    1 +
 target-arm/cpu-qom.h   |   71 ++++++++++++++++++++++++++++++++++++++++++++++++
 target-arm/cpu.c       |   60 ++++++++++++++++++++++++++++++++++++++++
 target-arm/cpu.h       |    3 +-
 target-arm/helper.c    |   14 +++++----
 target-arm/translate.c |    2 +-
 6 files changed, 143 insertions(+), 8 deletions(-)
 create mode 100644 target-arm/cpu-qom.h
 create mode 100644 target-arm/cpu.c
Blue Swirl - March 31, 2012, 1:03 p.m.
On Fri, Mar 30, 2012 at 10:26, Peter Maydell <peter.maydell@linaro.org> wrote:
> Hi; this is a pullreq for my target-arm queue; please pull.

Thanks, pulled.

> The following changes since commit f638f0d3ae214d995cdd94578195700cda24597b:
>
>  qemu tcg: Remove one entry of INDEX_op_ld_i64 from ppc_op_defs (2012-03-29 11:10:08 +0400)
>
> are available in the git repository at:
>  git://git.linaro.org/people/pmaydell/qemu-arm.git target-arm.for-upstream
>
> Andreas Färber (2):
>      target-arm: Drop cpu_arm_close()
>      target-arm: Minimalistic CPU QOM'ification
>
> Andrew Towers (1):
>      ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.
>
>  Makefile.target        |    1 +
>  target-arm/cpu-qom.h   |   71 ++++++++++++++++++++++++++++++++++++++++++++++++
>  target-arm/cpu.c       |   60 ++++++++++++++++++++++++++++++++++++++++
>  target-arm/cpu.h       |    3 +-
>  target-arm/helper.c    |   14 +++++----
>  target-arm/translate.c |    2 +-
>  6 files changed, 143 insertions(+), 8 deletions(-)
>  create mode 100644 target-arm/cpu-qom.h
>  create mode 100644 target-arm/cpu.c