Patchwork mtd/nand: Add NAND chip ID to support Micron 4k pagesize NAND chip

login
register
mail settings
Submitter Shengzhou Liu
Date Nov. 22, 2011, 9:23 a.m.
Message ID <1321953786-26472-1-git-send-email-Shengzhou.Liu@freescale.com>
Download mbox | patch
Permalink /patch/127044/
State Not Applicable
Delegated to: Kumar Gala
Headers show

Comments

Shengzhou Liu - Nov. 22, 2011, 9:23 a.m.
Add NAND chip ID 0x38 in ids table to support Micron 4k large-page NAND chip.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
---
 drivers/mtd/nand/nand_ids.c |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
Josh Boyer - Nov. 22, 2011, 11:27 a.m.
On Tue, Nov 22, 2011 at 4:23 AM, Shengzhou Liu
<Shengzhou.Liu@freescale.com> wrote:
> Add NAND chip ID 0x38 in ids table to support Micron 4k large-page NAND chip.
>
> Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
> ---
>  drivers/mtd/nand/nand_ids.c |    1 +

You really need to send this to the MTD list and have it go through that tree.

josh

Patch

diff --git a/drivers/mtd/nand/nand_ids.c b/drivers/mtd/nand/nand_ids.c
index 00cf1b0..23ed1d2 100644
--- a/drivers/mtd/nand/nand_ids.c
+++ b/drivers/mtd/nand/nand_ids.c
@@ -106,6 +106,7 @@  struct nand_flash_dev nand_flash_ids[] = {
 	/* 8 Gigabit */
 	{"NAND 1GiB 1,8V 8-bit",	0xA3, 0, 1024, 0, LP_OPTIONS},
 	{"NAND 1GiB 3,3V 8-bit",	0xD3, 0, 1024, 0, LP_OPTIONS},
+	{"NAND 1GiB 3,3V 8-bit",	0x38, 0, 1024, 0, LP_OPTIONS},
 	{"NAND 1GiB 1,8V 16-bit",	0xB3, 0, 1024, 0, LP_OPTIONS16},
 	{"NAND 1GiB 3,3V 16-bit",	0xC3, 0, 1024, 0, LP_OPTIONS16},