Patchwork ARM: mx25: Add the missing IIM base definition

login
register
mail settings
Submitter Jason Liu
Date Nov. 2, 2011, 11:03 a.m.
Message ID <1320231836-9555-3-git-send-email-jason.hui@linaro.org>
Download mbox | patch
Permalink /patch/123253/
State New
Headers show

Comments

Jason Liu - Nov. 2, 2011, 11:03 a.m.
This fix the mx25 building issue of no IIM base definition

Signed-off-by: Jason Liu <jason.hui@linaro.org>
Cc: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/plat-mxc/include/mach/mx25.h |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
Jason Liu - Nov. 3, 2011, 1:31 a.m.
Hi, Sascha

2011/11/2 Jason Liu <jason.hui@linaro.org>:
> This fix the mx25 building issue of no IIM base definition
>
> Signed-off-by: Jason Liu <jason.hui@linaro.org>
> Cc: Sascha Hauer <s.hauer@pengutronix.de>
> ---
>  arch/arm/plat-mxc/include/mach/mx25.h |    1 +
>  1 files changed, 1 insertions(+), 0 deletions(-)
>
> diff --git a/arch/arm/plat-mxc/include/mach/mx25.h b/arch/arm/plat-mxc/include/mach/mx25.h
> index 8dcab80..ccebf5b 100644
> --- a/arch/arm/plat-mxc/include/mach/mx25.h
> +++ b/arch/arm/plat-mxc/include/mach/mx25.h
> @@ -41,6 +41,7 @@
>  #define MX25_SSI2_BASE_ADDR            0x50014000
>  #define MX25_SSI1_BASE_ADDR            0x50034000
>  #define MX25_NFC_BASE_ADDR             0xbb000000
> +#define MX25_IIM_BASE_ADDR             0x53ff0000
>  #define MX25_DRYICE_BASE_ADDR          0x53ffc000
>  #define MX25_ESDHC1_BASE_ADDR          0x53fb4000
>  #define MX25_ESDHC2_BASE_ADDR          0x53fb8000

Please ignore this patch, sorry for that.

Jason Liu
> --
> 1.7.4.1
>
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>

Patch

diff --git a/arch/arm/plat-mxc/include/mach/mx25.h b/arch/arm/plat-mxc/include/mach/mx25.h
index 8dcab80..ccebf5b 100644
--- a/arch/arm/plat-mxc/include/mach/mx25.h
+++ b/arch/arm/plat-mxc/include/mach/mx25.h
@@ -41,6 +41,7 @@ 
 #define MX25_SSI2_BASE_ADDR		0x50014000
 #define MX25_SSI1_BASE_ADDR		0x50034000
 #define MX25_NFC_BASE_ADDR		0xbb000000
+#define MX25_IIM_BASE_ADDR		0x53ff0000
 #define MX25_DRYICE_BASE_ADDR		0x53ffc000
 #define MX25_ESDHC1_BASE_ADDR		0x53fb4000
 #define MX25_ESDHC2_BASE_ADDR		0x53fb8000