From patchwork Sat Dec 7 04:42:51 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Simon Glass X-Patchwork-Id: 1205412 X-Patchwork-Delegate: bmeng.cn@gmail.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=chromium.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=chromium.org header.i=@chromium.org header.b="bASFnU0K"; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 47VHNK2Qvtz9sPL for ; Sat, 7 Dec 2019 16:01:05 +1100 (AEDT) Received: from phobos.denx.de (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id B28D4817AE; Sat, 7 Dec 2019 05:52:37 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=fail (p=none dis=none) header.from=chromium.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=chromium.org header.i=@chromium.org header.b="bASFnU0K"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 3F1F6817A2; Sat, 7 Dec 2019 05:52:33 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-0.1 required=5.0 tests=DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-il1-x12b.google.com (mail-il1-x12b.google.com [IPv6:2607:f8b0:4864:20::12b]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 83943801A4 for ; Sat, 7 Dec 2019 05:52:30 +0100 (CET) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=chromium.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sjg@chromium.org Received: by mail-il1-x12b.google.com with SMTP id r81so8158686ilk.0 for ; Fri, 06 Dec 2019 20:52:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Uj2jDvBmw8JhvOeLZoeMvcSghzneC+UrzpWBibRqtxA=; b=bASFnU0KcezrfD73cLda6zOerH5NjbCYzTya8V4LIDHfNO6YByHw7rXW/kwPm+pdJJ poauz7e3vmJj5Pz7kF67btdIemF3YS37i7uzINDxomzeWBXNj0991q4OMCfwsuQFIikY 4m0/E+hQJ5ESQKlLANWsWHI/OGuIrhnV+i5Qg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Uj2jDvBmw8JhvOeLZoeMvcSghzneC+UrzpWBibRqtxA=; b=TKmR78ccBpe4lQz8QX/tO4Pom0AqmOpo3p7ga1mm5PekqoitfhWd+EF+4E7a08Dz6b 3GQ6t3LnaFZL73pM2Bf1XaE6eOqfQI2FwlX6CJQTJErvka/KlCQplHbFJ47Ma/HfN1wW zSQqfxTlmNke2TxYk4Io3dQEgVWWg2Btf+Xx9IwhiqDv4yaCTWbKgTP6t3UxDirAhldo 6gCTQ8dXAdvfZMOREyRPLzSpHJcPHDTaDxhLtDrYa7If22k7wKzL9TpmrVQl/PAfXoYu encidD/V0CP7Ui86YS9/+1+RdA/gdgTxuzlXxzqrTaNXmkjrFSW+M5iIIyVI7j/m7RJo J0Zg== X-Gm-Message-State: APjAAAVIpSoYObTgcsW983YvW9h3Dbk0LyNwF2cmXZdthITWJdsl+9Zk GByuIp0uv8yPs35BR3WK8hUtd+FeY8g= X-Google-Smtp-Source: APXvYqy5GJDOLLDqXpzvl8nOsxg9NiPAJ7s0ReGiL6/zE6LZX+qunnaZGZ5xqY67R88Og/XPGmiMpw== X-Received: by 2002:a92:5855:: with SMTP id m82mr17656178ilb.302.1575694349357; Fri, 06 Dec 2019 20:52:29 -0800 (PST) Received: from kiwi.bld.corp.google.com ([2620:15c:183:0:8223:87c:a681:66aa]) by smtp.gmail.com with ESMTPSA id o7sm4549410ilo.58.2019.12.06.20.52.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 06 Dec 2019 20:52:29 -0800 (PST) From: Simon Glass To: U-Boot Mailing List Subject: [PATCH v6 078/102] x86: Enable pinctrl in SPL and TPL Date: Fri, 6 Dec 2019 21:42:51 -0700 Message-Id: <20191206213936.v6.78.I9a4dc0e4d3efedbfbd94182e276a7f51665d7c1a@changeid> X-Mailer: git-send-email 2.24.0.393.g34dc348eaf-goog In-Reply-To: <20191207044315.51770-1-sjg@chromium.org> References: <20191207044315.51770-1-sjg@chromium.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.26 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.101.4 at phobos.denx.de X-Virus-Status: Clean If these phases are used we typically want to enable pinctrl in then, so that pad setup and GPIO access are possible. Signed-off-by: Simon Glass Reviewed-by: Bin Meng --- Changes in v6: None Changes in v5: - Correct build error in chromebook_samus_tpl Changes in v4: None Changes in v3: None Changes in v2: None arch/Kconfig | 2 ++ configs/chromebook_samus_tpl_defconfig | 2 ++ 2 files changed, 4 insertions(+) diff --git a/arch/Kconfig b/arch/Kconfig index 54de91afb3..ae9c93ed7b 100644 --- a/arch/Kconfig +++ b/arch/Kconfig @@ -193,6 +193,7 @@ config X86 imply SPL_OF_LIBFDT imply SPL_DRIVERS_MISC_SUPPORT imply SPL_GPIO_SUPPORT + imply SPL_PINCTRL imply SPL_LIBCOMMON_SUPPORT imply SPL_LIBGENERIC_SUPPORT imply SPL_SERIAL_SUPPORT @@ -206,6 +207,7 @@ config X86 imply TPL_DM imply TPL_DRIVERS_MISC_SUPPORT imply TPL_GPIO_SUPPORT + imply TPL_PINCTRL imply TPL_LIBCOMMON_SUPPORT imply TPL_LIBGENERIC_SUPPORT imply TPL_SERIAL_SUPPORT diff --git a/configs/chromebook_samus_tpl_defconfig b/configs/chromebook_samus_tpl_defconfig index 74b7e9a207..403b754ce9 100644 --- a/configs/chromebook_samus_tpl_defconfig +++ b/configs/chromebook_samus_tpl_defconfig @@ -72,6 +72,8 @@ CONFIG_SYS_I2C_DW=y CONFIG_TPL_MISC=y CONFIG_CROS_EC=y CONFIG_CROS_EC_LPC=y +# CONFIG_SPL_PINCTRL is not set +# CONFIG_TPL_PINCTRL is not set CONFIG_SYS_NS16550=y CONFIG_SOUND=y CONFIG_SOUND_I8254=y