Patchwork [wwwdocs] IA-32/x86-64 Changes for upcoming 4.7.0 series

login
register
mail settings
Submitter Gerald Pfeifer
Date Oct. 4, 2011, 9:28 a.m.
Message ID <alpine.LNX.2.00.1110041127550.3111@gerinyyl.fvgr>
Download mbox | patch
Permalink /patch/117596/
State New
Headers show

Comments

Gerald Pfeifer - Oct. 4, 2011, 9:28 a.m.
On Mon, 3 Oct 2011, H.J. Lu wrote:
> I checked it in.

Thanks, H.J.

This needed a small markup fix which I just applied; see below.

Gerald
H.J. Lu - Oct. 4, 2011, 2:42 p.m.
On Tue, Oct 4, 2011 at 2:28 AM, Gerald Pfeifer <gerald@pfeifer.com> wrote:
> On Mon, 3 Oct 2011, H.J. Lu wrote:
>> I checked it in.
>
> Thanks, H.J.
>
> This needed a small markup fix which I just applied; see below.
>

Thanks.
Kirill Yukhin - Oct. 5, 2011, 10:09 a.m.
Thank you guys for your support!

K

Patch

Index: changes.html
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-4.7/changes.html,v
retrieving revision 1.43
diff -u -r1.43 changes.html
--- changes.html	3 Oct 2011 19:38:23 -0000	1.43
+++ changes.html	4 Oct 2011 09:27:15 -0000
@@ -407,9 +407,9 @@ 
     <li>Support for new Intel <code>rdrnd</code> instruction is available via <code>-mrdrnd</code>.</li>
     <li>Two additional AVX vector conversion instructions are available via <code>-mf16c</code>.</li>
     <li>Support for new Intel processor codename IvyBridge with RDRND, FSGSBASE and F16C
-      is available through <code>-march=core-avx-i</code>.
+      is available through <code>-march=core-avx-i</code>.</li>
     <li>Support for the new Intel processor codename Haswell with AVX2, FMA, BMI,
-      BMI2, LZCNT is available through <code>-march=core-avx2</code>.
+      BMI2, LZCNT is available through <code>-march=core-avx2</code>.</li>
     <li>...</li>
   </ul>