From patchwork Mon Oct 7 14:59:42 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Florian Weimer X-Patchwork-Id: 1172838 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=sourceware.org (client-ip=209.132.180.131; helo=sourceware.org; envelope-from=libc-alpha-return-105669-incoming=patchwork.ozlabs.org@sourceware.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=redhat.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; secure) header.d=sourceware.org header.i=@sourceware.org header.b="EiR+SpHX"; dkim-atps=neutral Received: from sourceware.org (server1.sourceware.org [209.132.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 46n3YP52rjz9sCJ for ; Tue, 8 Oct 2019 01:59:53 +1100 (AEDT) DomainKey-Signature: a=rsa-sha1; c=nofws; d=sourceware.org; h=list-id :list-unsubscribe:list-subscribe:list-archive:list-post :list-help:sender:from:to:subject:date:message-id:mime-version :content-type; q=dns; s=default; b=smiY88KK39p8NuaO4Z2JJRiA0RJb/ xxAeBei9pQtH/jilqrmfvjnyKmZcatN1QaLSdq3SmzXVnWasdW6PSQYc6OtoebeD FI1V2XggtLmNVvLpAxE4vR/hiXOXnnE4wzvflg+sJmj2qhu2KZbmuJ4cjkl5vP4h 1abyOxAT9Q9gUI= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=sourceware.org; h=list-id :list-unsubscribe:list-subscribe:list-archive:list-post :list-help:sender:from:to:subject:date:message-id:mime-version :content-type; s=default; bh=cT3eJnumXnBZkf9oWHp24OP2Znw=; b=EiR +SpHXgkoAeqUy4xjubzrba4gxXUkhcESgbHUYAXvKWWPRW6Ocf6f1Mj3m7WoJZVn /jD78OVz6acQVDr47IrAQ0FJlTXH1e1uhBTX5COCOfuwDTK0pSCqMdtpV19oMwT8 SX05rhjJ1rQHfp+7x2uYpsAT+NuHgFWCJV/6JKNs= Received: (qmail 41334 invoked by alias); 7 Oct 2019 14:59:47 -0000 Mailing-List: contact libc-alpha-help@sourceware.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Subscribe: List-Archive: List-Post: List-Help: , Sender: libc-alpha-owner@sourceware.org Delivered-To: mailing list libc-alpha@sourceware.org Received: (qmail 41324 invoked by uid 89); 7 Oct 2019 14:59:46 -0000 Authentication-Results: sourceware.org; auth=none X-Spam-SWARE-Status: No, score=-18.4 required=5.0 tests=AWL, BAYES_00, GIT_PATCH_0, GIT_PATCH_1, GIT_PATCH_2, GIT_PATCH_3, SPF_HELO_PASS autolearn=ham version=3.3.1 spammy=schwab, Schwab, U*schwab, lightweight X-HELO: mx1.redhat.com From: Florian Weimer To: libc-alpha@sourceware.org Subject: [PATCH] ChangeLog: Remove leading spaces before tabs and trailing whitespace Date: Mon, 07 Oct 2019 16:59:42 +0200 Message-ID: <87v9t0iotd.fsf@oldenburg2.str.redhat.com> User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/26.2 (gnu/linux) MIME-Version: 1.0 diff --git a/ChangeLog b/ChangeLog index 47f60ef725..e6e02aecae 100644 --- a/ChangeLog +++ b/ChangeLog @@ -455,7 +455,7 @@ CFLAGS-tst-sigcontext-get_pc.c. 2019-09-24 Alistair Francis - + * inet/net-internal.h: Fix uninitalised clntudp_call() variable. 2019-09-24 Andreas Schwab @@ -1058,42 +1058,42 @@ 2019-08-28 Paul A. Clarke - * sysdeps/powerpc/fpu/fenv_libc.h (fegetenv_status_ISA300): Delete. - (fegetenv_status): Generate 'mffsl' unconditionally. + * sysdeps/powerpc/fpu/fenv_libc.h (fegetenv_status_ISA300): Delete. + (fegetenv_status): Generate 'mffsl' unconditionally. 2019-08-28 Paul A. Clarke - * sysdeps/powerpc/fpu/fesetenv.c (__fesetenv): Utilize lightweight - FPSCR read. - (_FPU_MASK_ALL): Delete. + * sysdeps/powerpc/fpu/fesetenv.c (__fesetenv): Utilize lightweight + FPSCR read. + (_FPU_MASK_ALL): Delete. 2019-08-28 Paul A. Clarke - * sysdeps/powerpc/fpu/fenv_private.h (libc_feholdsetround_ppc_ctx): - Utilize lightweight FPSCR read if possible, set fewer FPSCR bits - if possible. - (libc_feresetround_ppc): Replace call to __libc_femergeenv_ppc - with simpler required steps, set fewer FPSCR bits if possible. + * sysdeps/powerpc/fpu/fenv_private.h (libc_feholdsetround_ppc_ctx): + Utilize lightweight FPSCR read if possible, set fewer FPSCR bits + if possible. + (libc_feresetround_ppc): Replace call to __libc_femergeenv_ppc + with simpler required steps, set fewer FPSCR bits if possible. 2019-08-28 Paul A. Clarke - * sysdeps/powerpc/fpu/fenv_libc.h (fesetenv_mode): New. - (FPSCR_FPRF_MASK): New. (FPSCR_STATUS_MASK): New. - * sysdeps/powerpc/fpu/feenablxcpt.c (feenableexcept): Use lighter- - weight access to FPSCR; remove unnecessary second FPSCR read and - validate. - * sysdeps/powerpc/fpu/fedisblxcpt.c (fedisableexcept): Likewise. - * sysdeps/powerpc/fpu/fesetmode.c (fesetmode): Use lighter-weight - access to FPSCR; Use macros in fenv_libc.h in favor of local. + * sysdeps/powerpc/fpu/fenv_libc.h (fesetenv_mode): New. + (FPSCR_FPRF_MASK): New. (FPSCR_STATUS_MASK): New. + * sysdeps/powerpc/fpu/feenablxcpt.c (feenableexcept): Use lighter- + weight access to FPSCR; remove unnecessary second FPSCR read and + validate. + * sysdeps/powerpc/fpu/fedisblxcpt.c (fedisableexcept): Likewise. + * sysdeps/powerpc/fpu/fesetmode.c (fesetmode): Use lighter-weight + access to FPSCR; Use macros in fenv_libc.h in favor of local. 2019-08-28 Paul A. Clarke - * sysdeps/powerpc/fpu/fenv_libc.h: Define FPSCR bitmasks. - (fenv_reg_to_exceptions): Replace bitwise operations with mask-shift. - (fenv_exceptions_to_reg): New. - * sysdeps/powerpc/fpu/fedisblxcpt.c (fedisableexcept): Replace bitwise - operation with call to fenv_exceptions_to_reg(). - * sysdeps/powerpc/fpu/feenablxcpt.c (feenableexcept): Likewise. + * sysdeps/powerpc/fpu/fenv_libc.h: Define FPSCR bitmasks. + (fenv_reg_to_exceptions): Replace bitwise operations with mask-shift. + (fenv_exceptions_to_reg): New. + * sysdeps/powerpc/fpu/fedisblxcpt.c (fedisableexcept): Replace bitwise + operation with call to fenv_exceptions_to_reg(). + * sysdeps/powerpc/fpu/feenablxcpt.c (feenableexcept): Likewise. 2019-08-28 Florian Weimer