[U-Boot] net: zynq_gem: Remove check for Versal
diff mbox series

Message ID 1f3fc7db0bf2a4bfb41c17470c0c40eca5d11311.1568191339.git.michal.simek@xilinx.com
State New
Delegated to: Michal Simek
Headers show
Series
  • [U-Boot] net: zynq_gem: Remove check for Versal
Related show

Commit Message

Michal Simek Sept. 11, 2019, 8:42 a.m. UTC
From: Siva Durga Prasad Paladugu <sivadur@xilinx.com>

This patch removes check for Versal platform
in gem driver as it now supports clock setting
through clock framework.

Signed-off-by: Siva Durga Prasad Paladugu <sivadur@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---

This patch depends on https://lists.denx.de/pipermail/u-boot/2019-September/383239.html

Joe: I would take this together with versal clock driver when reviewed.
---
 drivers/net/zynq_gem.c | 4 ----
 1 file changed, 4 deletions(-)

Patch
diff mbox series

diff --git a/drivers/net/zynq_gem.c b/drivers/net/zynq_gem.c
index a35ecab79ee9..a7a6ce987f07 100644
--- a/drivers/net/zynq_gem.c
+++ b/drivers/net/zynq_gem.c
@@ -463,7 +463,6 @@  static int zynq_gem_init(struct udevice *dev)
 		break;
 	}
 
-#if !defined(CONFIG_ARCH_VERSAL)
 	ret = clk_set_rate(&priv->clk, clk_rate);
 	if (IS_ERR_VALUE(ret) && ret != (unsigned long)-ENOSYS) {
 		dev_err(dev, "failed to set tx clock rate\n");
@@ -475,9 +474,6 @@  static int zynq_gem_init(struct udevice *dev)
 		dev_err(dev, "failed to enable tx clock\n");
 		return ret;
 	}
-#else
-	debug("requested clk_rate %ld\n", clk_rate);
-#endif
 
 	setbits_le32(&regs->nwctrl, ZYNQ_GEM_NWCTRL_RXEN_MASK |
 					ZYNQ_GEM_NWCTRL_TXEN_MASK);