[v1,1/2] dt-bindings: mtd: cadence-qspi:add support for Intel lgm-qspi
diff mbox series

Message ID 20190819115424.41479-1-vadivel.muruganx.ramuthevar@linux.intel.com
State Changes Requested
Delegated to: Ambarus Tudor
Headers show
Series
  • [v1,1/2] dt-bindings: mtd: cadence-qspi:add support for Intel lgm-qspi
Related show

Commit Message

Ramuthevar, Vadivel MuruganX Aug. 19, 2019, 11:54 a.m. UTC
From: Ramuthevar Vadivel Murugan <vadivel.muruganx.ramuthevar@linux.intel.com>

Add vendor specific compatible string to disable DMA and auto
polling feature in the cadence-quadspi driver.

Signed-off-by: Ramuthevar Vadivel Murugan <vadivel.muruganx.ramuthevar@linux.intel.com>
---
 Documentation/devicetree/bindings/mtd/cadence-quadspi.txt | 1 +
 1 file changed, 1 insertion(+)

Patch
diff mbox series

diff --git a/Documentation/devicetree/bindings/mtd/cadence-quadspi.txt b/Documentation/devicetree/bindings/mtd/cadence-quadspi.txt
index 945be7d5b236..8ace832a2d80 100644
--- a/Documentation/devicetree/bindings/mtd/cadence-quadspi.txt
+++ b/Documentation/devicetree/bindings/mtd/cadence-quadspi.txt
@@ -5,6 +5,7 @@  Required properties:
 	Generic default - "cdns,qspi-nor".
 	For TI 66AK2G SoC - "ti,k2g-qspi", "cdns,qspi-nor".
 	For TI AM654 SoC  - "ti,am654-ospi", "cdns,qspi-nor".
+	For Intel LGM SoC - "intel,lgm-qspi", "cdns,qspi-nor".
 - reg : Contains two entries, each of which is a tuple consisting of a
 	physical address and length. The first entry is the address and
 	length of the controller register set. The second entry is the