[U-Boot,V2,23/51] imx8m: set BYPASS ID SWAP to avoid AXI bus errors
diff mbox series

Message ID 20190708015333.20411-24-peng.fan@nxp.com
State Rejected
Delegated to: Stefano Babic
Headers show
  • Support i.MX8MM/N
Related show

Commit Message

Peng Fan July 8, 2019, 1:39 a.m. UTC
set the BYPASS ID SWAP bit (GPR10 bit 1) in order for GPU not to
generated AXI bus errors with TZC380 enabled.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
 arch/arm/mach-imx/imx8m/soc.c | 2 ++
 1 file changed, 2 insertions(+)

diff mbox series

diff --git a/arch/arm/mach-imx/imx8m/soc.c b/arch/arm/mach-imx/imx8m/soc.c
index 5bbc3f4f1d..9a90383f51 100644
--- a/arch/arm/mach-imx/imx8m/soc.c
+++ b/arch/arm/mach-imx/imx8m/soc.c
@@ -59,6 +59,8 @@  void enable_tzc380(void)
 	/* Enable TZASC and lock setting */
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN);
 	setbits_le32(&gpr->gpr[10], GPR_TZASC_EN_LOCK);
+		setbits_le32(&gpr->gpr[10], BIT(1));
 void set_wdog_reset(struct wdog_regs *wdog)