Patchwork ARM: mx25: Fix build by providing MX25_IIM_BASE_ADDR definition

login
register
mail settings
Submitter Fabio Estevam
Date Aug. 30, 2011, 2:21 a.m.
Message ID <1314670868-13457-1-git-send-email-festevam@gmail.com>
Download mbox | patch
Permalink /patch/112169/
State New
Headers show

Comments

Fabio Estevam - Aug. 30, 2011, 2:21 a.m.
commit d27536c6 (ARM: mx25: Print silicon revision on boot) missed to include 
MX25_IIM_BASE_ADDR and caused the following build error:

  CC      arch/arm/mach-imx/cpu-imx25.o
arch/arm/mach-imx/cpu-imx25.c: In function 'mx25_read_cpu_rev':
arch/arm/mach-imx/cpu-imx25.c:23: error: 'MX25_IIM_BASE_ADDR' undeclared (first use in this function)
arch/arm/mach-imx/cpu-imx25.c:23: error: (Each undeclared identifier is reported only once
arch/arm/mach-imx/cpu-imx25.c:23: error: for each function it appears in.)
make[1]: *** [arch/arm/mach-imx/cpu-imx25.o] Error 1
make: *** [arch/arm/mach-imx] Error 2

Fix the build by providing the missing definition.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
---
 arch/arm/plat-mxc/include/mach/mx25.h |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
Jason Liu - Aug. 30, 2011, 2:49 a.m.
Hi, Fabio,

2011/8/30 Fabio Estevam <festevam@gmail.com>:
> commit d27536c6 (ARM: mx25: Print silicon revision on boot) missed to include
> MX25_IIM_BASE_ADDR and caused the following build error:

Patch already there:
http://www.spinics.net/lists/arm-kernel/msg138315.html

Thanks,

BR,
Jason
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>

Patch

diff --git a/arch/arm/plat-mxc/include/mach/mx25.h b/arch/arm/plat-mxc/include/mach/mx25.h
index 8dcab80..ccebf5b 100644
--- a/arch/arm/plat-mxc/include/mach/mx25.h
+++ b/arch/arm/plat-mxc/include/mach/mx25.h
@@ -41,6 +41,7 @@ 
 #define MX25_SSI2_BASE_ADDR		0x50014000
 #define MX25_SSI1_BASE_ADDR		0x50034000
 #define MX25_NFC_BASE_ADDR		0xbb000000
+#define MX25_IIM_BASE_ADDR		0x53ff0000
 #define MX25_DRYICE_BASE_ADDR		0x53ffc000
 #define MX25_ESDHC1_BASE_ADDR		0x53fb4000
 #define MX25_ESDHC2_BASE_ADDR		0x53fb8000