From patchwork Wed Aug 3 13:58:44 2011 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Engin AYDOGAN X-Patchwork-Id: 108313 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from lists.gnu.org (lists.gnu.org [140.186.70.17]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (Client did not present a certificate) by ozlabs.org (Postfix) with ESMTPS id 66472B71E2 for ; Thu, 4 Aug 2011 04:39:13 +1000 (EST) Received: from localhost ([::1]:54381 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1QogLW-0007gt-VS for incoming@patchwork.ozlabs.org; Wed, 03 Aug 2011 14:39:10 -0400 Received: from eggs.gnu.org ([140.186.70.92]:41248) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1QogLR-0007gc-81 for qemu-devel@nongnu.org; Wed, 03 Aug 2011 14:39:06 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1QogLQ-0001mh-54 for qemu-devel@nongnu.org; Wed, 03 Aug 2011 14:39:05 -0400 Received: from mail-fx0-f45.google.com ([209.85.161.45]:34139) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1QogLQ-0001mU-0Y for qemu-devel@nongnu.org; Wed, 03 Aug 2011 14:39:04 -0400 Received: by fxbb27 with SMTP id b27so1375549fxb.4 for ; Wed, 03 Aug 2011 11:39:03 -0700 (PDT) Received: by 10.223.75.25 with SMTP id w25mr10421180faj.140.1312396742958; Wed, 03 Aug 2011 11:39:02 -0700 (PDT) Received: from localhost ([88.233.12.88]) by mx.google.com with ESMTPS id d6sm689859fak.34.2011.08.03.11.38.56 (version=TLSv1/SSLv3 cipher=OTHER); Wed, 03 Aug 2011 11:39:01 -0700 (PDT) Received: by localhost (Postfix, from userid 1000) id 3451F45074; Wed, 3 Aug 2011 06:58:46 -0700 (PDT) From: Engin AYDOGAN To: qemu-devel@nongnu.org Date: Wed, 3 Aug 2011 06:58:44 -0700 Message-Id: <1312379924-3311-1-git-send-email-engin@bzzzt.biz> X-Mailer: git-send-email 1.7.4.1 X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.6 (newer, 2) X-Received-From: 209.85.161.45 Cc: Engin AYDOGAN , vijaykumar@bravegnu.org Subject: [Qemu-devel] [PATCH] hw/stellaris: Add support for RCC2 register X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Add support for the RCC2 register on Fury class devices. Based on a patch by Vijay Kumar Signed-off-by: Engin AYDOGAN --- hw/stellaris.c | 70 +++++++++++++++++++++++++++++++++++++++++++++++++++++-- 1 files changed, 67 insertions(+), 3 deletions(-) diff --git a/hw/stellaris.c b/hw/stellaris.c index a280930..d886a03 100644 --- a/hw/stellaris.c +++ b/hw/stellaris.c @@ -332,6 +332,7 @@ typedef struct { uint32_t int_mask; uint32_t resc; uint32_t rcc; + uint32_t rcc2; uint32_t rcgc[3]; uint32_t scgc[3]; uint32_t dcgc[3]; @@ -386,6 +387,36 @@ static uint32_t pllcfg_fury[16] = { 0xb11c /* 8.192 Mhz */ }; +#define DID0_VER_MASK 0x70000000 +#define DID0_VER_0 0x00000000 +#define DID0_VER_1 0x10000000 + +#define DID0_CLASS_MASK 0x00FF0000 +#define DID0_CLASS_SANDSTORM 0x00000000 +#define DID0_CLASS_FURY 0x00010000 + +static bool ssys_is_sandstorm(ssys_state *s) +{ + uint32_t did0 = s->board->did0; + + switch (did0 & DID0_VER_MASK) { + case DID0_VER_0: + return 1; + case DID0_VER_1: + return ((did0 & DID0_CLASS_MASK) == DID0_CLASS_SANDSTORM); + default: + return 0; + } +} + +static bool ssys_is_fury(ssys_state *s) +{ + uint32_t did0 = s->board->did0; + + return (((did0 & DID0_VER_MASK) == DID0_VER_1) + && ((did0 & DID0_CLASS_MASK) == DID0_CLASS_FURY)); +} + static uint32_t ssys_read(void *opaque, target_phys_addr_t offset) { ssys_state *s = (ssys_state *)opaque; @@ -429,12 +460,14 @@ static uint32_t ssys_read(void *opaque, target_phys_addr_t offset) { int xtal; xtal = (s->rcc >> 6) & 0xf; - if (s->board->did0 & (1 << 16)) { + if (ssys_is_fury(s)) { return pllcfg_fury[xtal]; } else { return pllcfg_sandstorm[xtal]; } } + case 0x070: /* RCC2 */ + return s->rcc2; case 0x100: /* RCGC0 */ return s->rcgc[0]; case 0x104: /* RCGC1 */ @@ -467,9 +500,21 @@ static uint32_t ssys_read(void *opaque, target_phys_addr_t offset) } } +static bool ssys_use_rcc2(ssys_state *s) +{ + return (s->rcc2 >> 31) & 0x1; +} + +/* + * Caculate the sys. clock period in ms. + */ static void ssys_calculate_system_clock(ssys_state *s) { - system_clock_scale = 5 * (((s->rcc >> 23) & 0xf) + 1); + if (ssys_use_rcc2(s)) { + system_clock_scale = 5 * (((s->rcc2 >> 23) & 0x3f) + 1); + } else { + system_clock_scale = 5 * (((s->rcc >> 23) & 0xf) + 1); + } } static void ssys_write(void *opaque, target_phys_addr_t offset, uint32_t value) @@ -505,6 +550,18 @@ static void ssys_write(void *opaque, target_phys_addr_t offset, uint32_t value) s->rcc = value; ssys_calculate_system_clock(s); break; + case 0x070: /* RCC2 */ + if (ssys_is_sandstorm(s)) { + break; + } + + if ((s->rcc2 & (1 << 13)) != 0 && (value & (1 << 13)) == 0) { + /* PLL enable. */ + s->int_status |= (1 << 6); + } + s->rcc2 = value; + ssys_calculate_system_clock(s); + break; case 0x100: /* RCGC0 */ s->rcgc[0] = value; break; @@ -562,6 +619,12 @@ static void ssys_reset(void *opaque) s->pborctl = 0x7ffd; s->rcc = 0x078e3ac0; + + if (ssys_is_sandstorm(s)) { + s->rcc2 = 0; + } else { + s->rcc2 = 0x07802810; + } s->rcgc[0] = 1; s->scgc[0] = 1; s->dcgc[0] = 1; @@ -578,7 +641,7 @@ static int stellaris_sys_post_load(void *opaque, int version_id) static const VMStateDescription vmstate_stellaris_sys = { .name = "stellaris_sys", - .version_id = 1, + .version_id = 2, .minimum_version_id = 1, .minimum_version_id_old = 1, .post_load = stellaris_sys_post_load, @@ -589,6 +652,7 @@ static const VMStateDescription vmstate_stellaris_sys = { VMSTATE_UINT32(int_status, ssys_state), VMSTATE_UINT32(resc, ssys_state), VMSTATE_UINT32(rcc, ssys_state), + VMSTATE_UINT32_V(rcc2, ssys_state, 2), VMSTATE_UINT32_ARRAY(rcgc, ssys_state, 3), VMSTATE_UINT32_ARRAY(scgc, ssys_state, 3), VMSTATE_UINT32_ARRAY(dcgc, ssys_state, 3),