Message ID | 1552327359-8036-8-git-send-email-skomatineni@nvidia.com |
---|---|
State | Changes Requested |
Headers | show
Return-Path: <linux-tegra-owner@vger.kernel.org> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dmarc=pass (p=none dis=none) header.from=nvidia.com Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=nvidia.com header.i=@nvidia.com header.b="rnQArLjm"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 44J5Yn2WY9z9sCJ for <incoming@patchwork.ozlabs.org>; Tue, 12 Mar 2019 05:03:09 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727336AbfCKSDD (ORCPT <rfc822;incoming@patchwork.ozlabs.org>); Mon, 11 Mar 2019 14:03:03 -0400 Received: from hqemgate14.nvidia.com ([216.228.121.143]:9789 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727050AbfCKSCs (ORCPT <rfc822;linux-tegra@vger.kernel.org>); Mon, 11 Mar 2019 14:02:48 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id <B5c86a2c90003>; Mon, 11 Mar 2019 11:02:49 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Mon, 11 Mar 2019 11:02:48 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Mon, 11 Mar 2019 11:02:48 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL106.nvidia.com (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 11 Mar 2019 18:02:47 +0000 Received: from hqnvemgw02.nvidia.com (172.16.227.111) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 11 Mar 2019 18:02:47 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.110.103.53]) by hqnvemgw02.nvidia.com with Trustwave SEG (v7, 5, 8, 10121) id <B5c86a2c70003>; Mon, 11 Mar 2019 11:02:47 -0700 From: Sowjanya Komatineni <skomatineni@nvidia.com> To: <adrian.hunter@intel.com>, <ulf.hansson@linaro.org>, <robh+dt@kernel.org>, <mark.rutland@arm.com>, <riteshh@codeaurora.org> CC: <thierry.reding@gmail.com>, <jonathanh@nvidia.com>, <anrao@nvidia.com>, <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-mmc@vger.kernel.org>, <devicetree@vger.kernel.org> Subject: [PATCH V2 08/10] mmc: cqhci: add CQHCI_SSC1 register CBC field mask Date: Mon, 11 Mar 2019 11:02:37 -0700 Message-ID: <1552327359-8036-8-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1552327359-8036-1-git-send-email-skomatineni@nvidia.com> References: <1552327359-8036-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1552327369; bh=TwpArjuWnifXXs3ybDOnTi1/AhLiHJwWI8PiFVZYz+g=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=rnQArLjmnutbNGjoX7ccEycvl7ovM3FXxMpVAKoo4Ncn7iOsq1GXzrOQa/ze3O0j4 kyUnaOH31MCUY8ChFj4mK2sScdW7dnEw5tAVQ37Bha4Jhb1445+v5x7yIH988Qukv+ prDfe9oUuMwG9JxvbOrhSoc9dxSNwnruSMkTE34UzLePh7f0i9g6ZcVOGtjoZrok+x UBN6mTP+tM6UbSCTkMqjZhaQEI7Xns5pBXgcDMTtFSvBQUnkUqoiZU+bf/MBUJTNNy 6BEz333r1iGd97ZD3eJK2fk2fLJfVY4jDSiFhwbH6AR3n9Jus4Dg2bjbCyNh4Fi5g5 OdfVFO7SBvh0w== Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: <linux-tegra.vger.kernel.org> X-Mailing-List: linux-tegra@vger.kernel.org |
Series |
[V2,01/10] mmc: tegra: fix ddr signaling for non-ddr modes
|
expand
|
diff --git a/drivers/mmc/host/cqhci.h b/drivers/mmc/host/cqhci.h index 981158da3326..9fb2bb638884 100644 --- a/drivers/mmc/host/cqhci.h +++ b/drivers/mmc/host/cqhci.h @@ -88,6 +88,7 @@ /* send status config 1 */ #define CQHCI_SSC1 0x40 +#define CQHCI_SSC1_CBC_MASK GENMASK(19, 16) /* send status config 2 */ #define CQHCI_SSC2 0x44