Series |
Add FPGA, SDRAM, SPL loadfs U-boot & booting to console
|
expand
-
[U-Boot,v3,00/20] Add FPGA, SDRAM, SPL loadfs U-boot & booting to console
-
[U-Boot,v3,01/20] ARM: socfpga: Description on FPGA RBF properties at Arria 10 FPGA manager
-
[U-Boot,v3,02/20] dts: Add FPGA bitstream properties to Arria 10 DTS
-
[U-Boot,v3,03/20] arm: socfpga: Add Arria 10 SoCFPGA programming interface
-
[U-Boot,v3,04/20] dts: Enable fpga-mgr node build for Arria 10 SPL
-
[U-Boot,v3,05/20] fs: Enable generic filesystems interface support in SPL.
-
[U-Boot,v3,06/20] common: Generic firmware loader for file system
-
[U-Boot,v3,07/20] arm: socfpga: Fix with the correct polling status bit
-
[U-Boot,v3,08/20] arm: socfpga: Add drivers for programing FPGA from flash
-
[U-Boot,v3,09/20] arm: socfpga: Rename the gen5 sdram driver to more specific name
-
[U-Boot,v3,10/20] arm: socfpga: Add DRAM bank size initialization function
-
[U-Boot,v3,11/20] arm: socfpga: Add DDR driver for Arria 10
-
[U-Boot,v3,12/20] configs: Add DDR Kconfig support for Arria 10
-
[U-Boot,v3,13/20] arm: socfpga: Enable SPL memory allocation
-
[U-Boot,v3,14/20] arm: socfpga: Improve comments for Intel SoCFPGA program header
-
[U-Boot,v3,15/20] arm: socfpga: Enhance Intel SoCFPGA program header to support Arria 10
-
[U-Boot,v3,16/20] arm: socfpga: Adding clock frequency info for U-boot
-
[U-Boot,v3,17/20] arm: socfpga: Adding SoCFPGA info for both SPL and U-boot
-
[U-Boot,v3,18/20] arm: socfpga: Enable function visible to other file
-
[U-Boot,v3,19/20] arm: socfpga: Enable DDR working
-
[U-Boot,v3,20/20] arm: socfpga: Enable SPL booting U-boot
|
From: Tien Fong Chee <tien.fong.chee@intel.com> This patchset adding FPGA and SDRAM drivers, enable fpga loadfs to program FPGA , SPL loading U-boot and booting to U-boot console. This version mainly resolved comments from Marek in [v2]. This series is working on top of u-boot-socfpga.git - http://git.denx.de/u-boot-socfpga.git . [v2]: https://www.mail-archive.com/u-boot@lists.denx.de/msg265192.html v2 -> v3 changes: ----------------- - Fixed the commit header tags. - Added return -EINVAL when loader could not be started. - Fixed yoda programming style. - Created generic firmware loader. - Used regular macros instead bitfields. - re-orderd some patches. Patchset history ---------------- [v1]: https://www.mail-archive.com/u-boot@lists.denx.de/msg261831.html Tien Fong Chee (20): ARM: socfpga: Description on FPGA RBF properties at Arria 10 FPGA manager dts: Add FPGA bitstream properties to Arria 10 DTS arm: socfpga: Add Arria 10 SoCFPGA programming interface dts: Enable fpga-mgr node build for Arria 10 SPL fs: Enable generic filesystems interface support in SPL. common: Generic firmware loader for file system arm: socfpga: Fix with the correct polling status bit arm: socfpga: Add drivers for programing FPGA from flash arm: socfpga: Rename the gen5 sdram driver to more specific name arm: socfpga: Add DRAM bank size initialization function arm: socfpga: Add DDR driver for Arria 10 configs: Add DDR Kconfig support for Arria 10 arm: socfpga: Enable SPL memory allocation arm: socfpga: Improve comments for Intel SoCFPGA program header arm: socfpga: Enhance Intel SoCFPGA program header to support Arria 10 arm: socfpga: Adding clock frequency info for U-boot arm: socfpga: Adding SoCFPGA info for both SPL and U-boot arm: socfpga: Enable function visible to other file arm: socfpga: Enable DDR working arm: socfpga: Enable SPL booting U-boot arch/arm/dts/socfpga_arria10.dtsi | 6 + arch/arm/mach-socfpga/Kconfig | 1 + arch/arm/mach-socfpga/board.c | 18 + arch/arm/mach-socfpga/include/mach/boot0.h | 11 +- .../include/mach/fpga_manager_arria10.h | 28 + arch/arm/mach-socfpga/include/mach/sdram.h | 434 +----------- arch/arm/mach-socfpga/include/mach/sdram_arria10.h | 2 + .../include/mach/{sdram.h => sdram_gen5.h} | 6 +- arch/arm/mach-socfpga/misc_arria10.c | 5 - arch/arm/mach-socfpga/spl.c | 62 ++ cmd/fpga.c | 2 +- common/Makefile | 2 + common/load_fs.c | 163 +++++ common/spl/Kconfig | 8 + common/spl/spl_mmc.c | 2 +- configs/socfpga_arria10_defconfig | 57 +- doc/README.SPL | 1 + .../fpga/altera-socfpga-a10-fpga-mgr.txt | 11 + drivers/ddr/altera/Kconfig | 2 +- drivers/ddr/altera/Makefile | 3 +- drivers/ddr/altera/sdram_arria10.c | 736 +++++++++++++++++++++ drivers/ddr/altera/{sdram.c => sdram_gen5.c} | 0 drivers/fpga/altera.c | 40 +- drivers/fpga/fpga.c | 8 + drivers/fpga/socfpga_arria10.c | 442 ++++++++++++- fs/Makefile | 1 + include/altera.h | 6 + include/configs/socfpga_common.h | 23 +- include/fpga.h | 2 + include/load_fs.h | 40 ++ include/spl.h | 2 + 31 files changed, 1659 insertions(+), 465 deletions(-) copy arch/arm/mach-socfpga/include/mach/{sdram.h => sdram_gen5.h} (99%) create mode 100644 common/load_fs.c create mode 100644 drivers/ddr/altera/sdram_arria10.c rename drivers/ddr/altera/{sdram.c => sdram_gen5.c} (100%) create mode 100644 include/load_fs.h