[{"id":1794144,"web_url":"http://patchwork.ozlabs.org/comment/1794144/","msgid":"<20171026095321.GI20299@lunn.ch>","list_archive_url":null,"date":"2017-10-26T09:53:21","subject":"Re: [PATCH v9 02/10] dt-bindings: net: dwmac-sun8i: update\n\tdocumentation about integrated PHY","submitter":{"id":13608,"url":"http://patchwork.ozlabs.org/api/people/13608/","name":"Andrew Lunn","email":"andrew@lunn.ch"},"content":"On Tue, Oct 24, 2017 at 07:57:06PM +0200, Corentin Labbe wrote:\n> This patch add documentation about the MDIO switch used on sun8i-h3-emac\n> for integrated PHY.\n> \n> Signed-off-by: Corentin Labbe \n\nReviewed-by: Andrew Lunn \n\n Andrew","headers":{"Return-Path":"","X-Original-To":"patchwork-incoming@ozlabs.org","Delivered-To":"patchwork-incoming@ozlabs.org","Authentication-Results":"ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=netdev-owner@vger.kernel.org;\n\treceiver=)","Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3yN2QD1tN3z9rxj\n\tfor ;\n\tThu, 26 Oct 2017 20:53:40 +1100 (AEDT)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751949AbdJZJxh (ORCPT );\n\tThu, 26 Oct 2017 05:53:37 -0400","from vps0.lunn.ch ([185.16.172.187]:58467 \"EHLO vps0.lunn.ch\"\n\trhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP\n\tid S1751160AbdJZJxg (ORCPT );\n\tThu, 26 Oct 2017 05:53:36 -0400","from andrew by vps0.lunn.ch with local (Exim 4.84_2)\n\t(envelope-from )\n\tid 1e7eqn-0006cX-LZ; Thu, 26 Oct 2017 11:53:21 +0200"],"Date":"Thu, 26 Oct 2017 11:53:21 +0200","From":"Andrew Lunn ","To":"Corentin Labbe ","Cc":"robh+dt@kernel.org, mark.rutland@arm.com,\n\tmaxime.ripard@free-electrons.com, wens@csie.org,\n\tlinux@armlinux.org.uk, catalin.marinas@arm.com,\n\twill.deacon@arm.com, peppe.cavallaro@st.com,\n\talexandre.torgue@st.com, f.fainelli@gmail.com,\n\tnetdev@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org","Subject":"Re: [PATCH v9 02/10] dt-bindings: net: dwmac-sun8i: update\n\tdocumentation about integrated PHY","Message-ID":"<20171026095321.GI20299@lunn.ch>","References":"<20171024175714.15840-1-clabbe.montjoie@gmail.com>\n\t<20171024175714.15840-3-clabbe.montjoie@gmail.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20171024175714.15840-3-clabbe.montjoie@gmail.com>","User-Agent":"Mutt/1.5.23 (2014-03-12)","Sender":"netdev-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"netdev@vger.kernel.org"}},{"id":1794922,"web_url":"http://patchwork.ozlabs.org/comment/1794922/","msgid":"<20171027125621.mlcapjhttyw2j5sy@rob-hp-laptop>","list_archive_url":null,"date":"2017-10-27T14:37:10","subject":"Re: [PATCH v9 02/10] dt-bindings: net: dwmac-sun8i: update\n\tdocumentation about integrated PHY","submitter":{"id":62529,"url":"http://patchwork.ozlabs.org/api/people/62529/","name":"Rob Herring (Arm)","email":"robh@kernel.org"},"content":"On Tue, Oct 24, 2017 at 07:57:06PM +0200, Corentin Labbe wrote:\n> This patch add documentation about the MDIO switch used on sun8i-h3-emac\n> for integrated PHY.\n> \n> Signed-off-by: Corentin Labbe \n> ---\n> .../devicetree/bindings/net/dwmac-sun8i.txt | 145 +++++++++++++++++++--\n> 1 file changed, 133 insertions(+), 12 deletions(-)\n> \n> diff --git a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n> index 725f3b187886..2600ce9ad3cc 100644\n> --- a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n> +++ b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n> @@ -4,18 +4,18 @@ This device is a platform glue layer for stmmac.\n> Please see stmmac.txt for the other unchanged properties.\n> \n> Required properties:\n> -- compatible: should be one of the following string:\n> +- compatible: must be one of the following string:\n> \t\t\"allwinner,sun8i-a83t-emac\"\n> \t\t\"allwinner,sun8i-h3-emac\"\n> \t\t\"allwinner,sun8i-v3s-emac\"\n> \t\t\"allwinner,sun50i-a64-emac\"\n> - reg: address and length of the register for the device.\n> - interrupts: interrupt for the device\n> -- interrupt-names: should be \"macirq\"\n> +- interrupt-names: must be \"macirq\"\n> - clocks: A phandle to the reference clock for this device\n> -- clock-names: should be \"stmmaceth\"\n> +- clock-names: must be \"stmmaceth\"\n> - resets: A phandle to the reset control for this device\n> -- reset-names: should be \"stmmaceth\"\n> +- reset-names: must be \"stmmaceth\"\n> - phy-mode: See ethernet.txt\n> - phy-handle: See ethernet.txt\n> - #address-cells: shall be 1\n> @@ -39,23 +39,42 @@ Optional properties for the following compatibles:\n> - allwinner,leds-active-low: EPHY LEDs are active low\n> \n> Required child node of emac:\n> -- mdio bus node: should be named mdio\n> +- mdio bus node: with compatible \"snps,dwmac-mdio\"\n\nIt should still be named mdio.\n\n> \n> Required properties of the mdio node:\n> - #address-cells: shall be 1\n> - #size-cells: shall be 0\n> \n> -The device node referenced by \"phy\" or \"phy-handle\" should be a child node\n> +The device node referenced by \"phy\" or \"phy-handle\" must be a child node\n> of the mdio node. See phy.txt for the generic PHY bindings.\n> \n> -Required properties of the phy node with the following compatibles:\n> +The following compatibles require that the emac node have a mdio-mux child\n> +node called \"mdio-mux\":\n> + - \"allwinner,sun8i-h3-emac\"\n> + - \"allwinner,sun8i-v3s-emac\":\n> +Required properties for the mdio-mux node:\n> + - compatible = \"allwinner,sun8i-h3-mdio-mux\"\n> + - mdio-parent-bus: a phandle to EMAC mdio\n> + - one child mdio for the integrated mdio with the compatible\n> + \"allwinner,sun8i-h3-mdio-internal\"\n> + - one child mdio for the external mdio if present (V3s have none)\n> +Required properties for the mdio-mux children node:\n> + - reg: 1 for internal MDIO bus, 2 for external MDIO bus\n> +\n> +The following compatibles require a PHY node representing the integrated\n> +PHY, under the integrated MDIO bus node if an mdio-mux node is used:\n> - \"allwinner,sun8i-h3-emac\",\n> - \"allwinner,sun8i-v3s-emac\":\n> +\n> +Additional information regarding generic multiplexer properties can be found\n> +at Documentation/devicetree/bindings/net/mdio-mux.txt\n> +\n> +Required properties of the integrated phy node:\n> - clocks: a phandle to the reference clock for the EPHY\n> - resets: a phandle to the reset control for the EPHY\n> +- Must be a child of the integrated mdio\n> \n> -Example:\n> -\n> +Example with integrated PHY:\n> emac: ethernet@1c0b000 {\n> \tcompatible = \"allwinner,sun8i-h3-emac\";\n> \tsyscon = <&syscon>;\n> @@ -72,13 +91,115 @@ emac: ethernet@1c0b000 {\n> \tphy-handle = <&int_mii_phy>;\n> \tphy-mode = \"mii\";\n> \tallwinner,leds-active-low;\n> +\n> +\tmdio0: mdio {\n> +\t\t#address-cells = <1>;\n> +\t\t#size-cells = <0>;\n> +\t\tcompatible = \"snps,dwmac-mdio\";\n> +\t};\n> +\n> +\tmdio-mux {\n> +\t\tcompatible = \"mdio-mux\", \"allwinner,sun8i-h3-mdio-mux\";\n\nDrop mdio-mux.\n\nWith those fixed,\n\nAcked-by: Rob Herring ","headers":{"Return-Path":"","X-Original-To":"patchwork-incoming@ozlabs.org","Delivered-To":"patchwork-incoming@ozlabs.org","Authentication-Results":"ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=netdev-owner@vger.kernel.org;\n\treceiver=)","Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3yNmlY705Zz9s1h\n\tfor ;\n\tSat, 28 Oct 2017 01:41:13 +1100 (AEDT)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752222AbdJ0OhT (ORCPT );\n\tFri, 27 Oct 2017 10:37:19 -0400","from mail-oi0-f67.google.com ([209.85.218.67]:43695 \"EHLO\n\tmail-oi0-f67.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1750967AbdJ0OhN (ORCPT\n\t); Fri, 27 Oct 2017 10:37:13 -0400","by mail-oi0-f67.google.com with SMTP id c77so11209255oig.0;\n\tFri, 27 Oct 2017 07:37:12 -0700 (PDT)","from localhost (mobile-166-176-121-60.mycingular.net.\n\t[166.176.121.60]) by smtp.gmail.com with ESMTPSA id\n\t62sm3734501otg.41.2017.10.27.07.37.11\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tFri, 27 Oct 2017 07:37:11 -0700 (PDT)"],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:date:from:to:cc:subject:message-id:references\n\t:mime-version:content-disposition:in-reply-to:user-agent;\n\tbh=ZgOyBpxrc6/s9DIySQmcgNZKXRUUa/n6ErShBqFMsFE=;\n\tb=VNSLiyxQ9dLSRuphDJ+//1yhZFQ/9+nxKelDt50MdVCxoe/zFhCtvM6OTBux2rEcpI\n\t/5Ref2qw+8VAx/xml+2Yq2TpJr2teXMnoiwZND0RYeSCjYrbQo2dgg3SE4y+bSs00Qox\n\tF6157KcEM6LGhu5LMDC3YZ1YizURcXwMXh5aCc/+UeSHdMiT2BGsM8x1kgOOXqfUBaxP\n\t/IRlHZt5a8wHNMNMvFlof1xm4AbPH536oEH45lptuIQrtM2Sxi1okupkqVeEvGYvgupZ\n\tNts37SGVtglyffhq0A6AppK8/FCGvKd9D6zkSVCIajjj/RLkIJE1AM3Lzdi3yuBO6RQJ\n\tFzpA==","X-Gm-Message-State":"AMCzsaXfymHPFvzd8NjVaGLB/oNrd52oz8cz5SN1w3gifPR9iCeNPncN\n\tbav4B4hoE0DuMEsimbBUFg==","X-Google-Smtp-Source":"ABhQp+RRncBFklrCNr3IjopA+vgt8yn5t7TCkhUfl3xUUntoAt2xiB43lltxOjco3a9SWBL5FWLJrA==","X-Received":"by 10.202.171.22 with SMTP id u22mr362065oie.424.1509115032203; \n\tFri, 27 Oct 2017 07:37:12 -0700 (PDT)","Date":"Fri, 27 Oct 2017 09:37:10 -0500","From":"Rob Herring ","To":"Corentin Labbe ","Cc":"mark.rutland@arm.com, maxime.ripard@free-electrons.com,\n\twens@csie.org, linux@armlinux.org.uk, catalin.marinas@arm.com,\n\twill.deacon@arm.com, peppe.cavallaro@st.com,\n\talexandre.torgue@st.com, andrew@lunn.ch, f.fainelli@gmail.com,\n\tnetdev@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org","Subject":"Re: [PATCH v9 02/10] dt-bindings: net: dwmac-sun8i: update\n\tdocumentation about integrated PHY","Message-ID":"<20171027125621.mlcapjhttyw2j5sy@rob-hp-laptop>","References":"<20171024175714.15840-1-clabbe.montjoie@gmail.com>\n\t<20171024175714.15840-3-clabbe.montjoie@gmail.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20171024175714.15840-3-clabbe.montjoie@gmail.com>","User-Agent":"NeoMutt/20170609 (1.8.3)","Sender":"netdev-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"netdev@vger.kernel.org"}},{"id":1796162,"web_url":"http://patchwork.ozlabs.org/comment/1796162/","msgid":"<20171030183535.GA16723@Red>","list_archive_url":null,"date":"2017-10-30T18:35:35","subject":"Re: [PATCH v9 02/10] dt-bindings: net: dwmac-sun8i: update\n\tdocumentation about integrated PHY","submitter":{"id":64152,"url":"http://patchwork.ozlabs.org/api/people/64152/","name":"Corentin Labbe","email":"clabbe.montjoie@gmail.com"},"content":"On Fri, Oct 27, 2017 at 09:37:10AM -0500, Rob Herring wrote:\n> On Tue, Oct 24, 2017 at 07:57:06PM +0200, Corentin Labbe wrote:\n> > This patch add documentation about the MDIO switch used on sun8i-h3-emac\n> > for integrated PHY.\n> > \n> > Signed-off-by: Corentin Labbe \n> > ---\n> > .../devicetree/bindings/net/dwmac-sun8i.txt | 145 +++++++++++++++++++--\n> > 1 file changed, 133 insertions(+), 12 deletions(-)\n> > \n> > diff --git a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n> > index 725f3b187886..2600ce9ad3cc 100644\n> > --- a/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n> > +++ b/Documentation/devicetree/bindings/net/dwmac-sun8i.txt\n> > @@ -4,18 +4,18 @@ This device is a platform glue layer for stmmac.\n> > Please see stmmac.txt for the other unchanged properties.\n> > \n> > Required properties:\n> > -- compatible: should be one of the following string:\n> > +- compatible: must be one of the following string:\n> > \t\t\"allwinner,sun8i-a83t-emac\"\n> > \t\t\"allwinner,sun8i-h3-emac\"\n> > \t\t\"allwinner,sun8i-v3s-emac\"\n> > \t\t\"allwinner,sun50i-a64-emac\"\n> > - reg: address and length of the register for the device.\n> > - interrupts: interrupt for the device\n> > -- interrupt-names: should be \"macirq\"\n> > +- interrupt-names: must be \"macirq\"\n> > - clocks: A phandle to the reference clock for this device\n> > -- clock-names: should be \"stmmaceth\"\n> > +- clock-names: must be \"stmmaceth\"\n> > - resets: A phandle to the reset control for this device\n> > -- reset-names: should be \"stmmaceth\"\n> > +- reset-names: must be \"stmmaceth\"\n> > - phy-mode: See ethernet.txt\n> > - phy-handle: See ethernet.txt\n> > - #address-cells: shall be 1\n> > @@ -39,23 +39,42 @@ Optional properties for the following compatibles:\n> > - allwinner,leds-active-low: EPHY LEDs are active low\n> > \n> > Required child node of emac:\n> > -- mdio bus node: should be named mdio\n> > +- mdio bus node: with compatible \"snps,dwmac-mdio\"\n> \n> It should still be named mdio.\n> \n> > \n> > Required properties of the mdio node:\n> > - #address-cells: shall be 1\n> > - #size-cells: shall be 0\n> > \n> > -The device node referenced by \"phy\" or \"phy-handle\" should be a child node\n> > +The device node referenced by \"phy\" or \"phy-handle\" must be a child node\n> > of the mdio node. See phy.txt for the generic PHY bindings.\n> > \n> > -Required properties of the phy node with the following compatibles:\n> > +The following compatibles require that the emac node have a mdio-mux child\n> > +node called \"mdio-mux\":\n> > + - \"allwinner,sun8i-h3-emac\"\n> > + - \"allwinner,sun8i-v3s-emac\":\n> > +Required properties for the mdio-mux node:\n> > + - compatible = \"allwinner,sun8i-h3-mdio-mux\"\n> > + - mdio-parent-bus: a phandle to EMAC mdio\n> > + - one child mdio for the integrated mdio with the compatible\n> > + \"allwinner,sun8i-h3-mdio-internal\"\n> > + - one child mdio for the external mdio if present (V3s have none)\n> > +Required properties for the mdio-mux children node:\n> > + - reg: 1 for internal MDIO bus, 2 for external MDIO bus\n> > +\n> > +The following compatibles require a PHY node representing the integrated\n> > +PHY, under the integrated MDIO bus node if an mdio-mux node is used:\n> > - \"allwinner,sun8i-h3-emac\",\n> > - \"allwinner,sun8i-v3s-emac\":\n> > +\n> > +Additional information regarding generic multiplexer properties can be found\n> > +at Documentation/devicetree/bindings/net/mdio-mux.txt\n> > +\n> > +Required properties of the integrated phy node:\n> > - clocks: a phandle to the reference clock for the EPHY\n> > - resets: a phandle to the reset control for the EPHY\n> > +- Must be a child of the integrated mdio\n> > \n> > -Example:\n> > -\n> > +Example with integrated PHY:\n> > emac: ethernet@1c0b000 {\n> > \tcompatible = \"allwinner,sun8i-h3-emac\";\n> > \tsyscon = <&syscon>;\n> > @@ -72,13 +91,115 @@ emac: ethernet@1c0b000 {\n> > \tphy-handle = <&int_mii_phy>;\n> > \tphy-mode = \"mii\";\n> > \tallwinner,leds-active-low;\n> > +\n> > +\tmdio0: mdio {\n> > +\t\t#address-cells = <1>;\n> > +\t\t#size-cells = <0>;\n> > +\t\tcompatible = \"snps,dwmac-mdio\";\n> > +\t};\n> > +\n> > +\tmdio-mux {\n> > +\t\tcompatible = \"mdio-mux\", \"allwinner,sun8i-h3-mdio-mux\";\n> \n> Drop mdio-mux.\n> \n> With those fixed,\n> \n> Acked-by: Rob Herring \n\nWill change what you ask.\n\nThanks\nRegards","headers":{"Return-Path":"","X-Original-To":"patchwork-incoming@ozlabs.org","Delivered-To":"patchwork-incoming@ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=netdev-owner@vger.kernel.org;\n\treceiver=)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"M+ZiWcKv\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3yQjpy1n3Yz9sRV\n\tfor ;\n\tTue, 31 Oct 2017 05:35:54 +1100 (AEDT)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752873AbdJ3Sfp (ORCPT );\n\tMon, 30 Oct 2017 14:35:45 -0400","from mail-wr0-f194.google.com ([209.85.128.194]:46286 \"EHLO\n\tmail-wr0-f194.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751776AbdJ3Sfm (ORCPT\n\t); Mon, 30 Oct 2017 14:35:42 -0400","by mail-wr0-f194.google.com with SMTP id l1so13639556wrc.3;\n\tMon, 30 Oct 2017 11:35:41 -0700 (PDT)","from Red ([2a01:cb1d:16e:1300:2e56:dcff:fed2:c6d6])\n\tby smtp.googlemail.com with ESMTPSA id\n\tq15sm5550679wmd.28.2017.10.30.11.35.39\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tMon, 30 Oct 2017 11:35:39 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=gmail.com; s=20161025;\n\th=date:from:to:cc:subject:message-id:references:mime-version\n\t:content-disposition:in-reply-to:user-agent;\n\tbh=3UqigwAFei7+V/V6PNvHS9tiDHsiGXGTP/uef8SNdS8=;\n\tb=M+ZiWcKvw/YYGF7uiVPIRGMAWMwfM/bTxqTChOOlgRqCPNZnzInyJ98oSKp0MW/acK\n\tEdZKeaHiTHHJHXfy1XfNxSsC4xOtPaqZdgqfhY/62pB0RZioxC5WV7RKU2F6cU/qQXc7\n\tuvS2cjeAwB3HSTrb5eix3yoZdEU5deTS0EbB1x5m7Ae/ZoNQRIH0YRHU4s0nckMf7Rxe\n\toJZyncISBhY8JGJumFjdACViKCBcPYPkQq8fAXSs/YWQn9yKJ0Ux7mfmpMeo6Lv60PMR\n\teq9O79P3yCgwJcv0gJ/ZTEPLMFAMeW0XqlCNKEJREWAUZMldZkcs9e1QDUc1bMoLEYLu\n\taRow==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:date:from:to:cc:subject:message-id:references\n\t:mime-version:content-disposition:in-reply-to:user-agent;\n\tbh=3UqigwAFei7+V/V6PNvHS9tiDHsiGXGTP/uef8SNdS8=;\n\tb=APOIB+DbJhOMphXGeO5ZhFHdv9aIJivSpu3cx2c7WWnp+XNbd5ShiSJR4r8zu1EvNc\n\tO0t1vXgKQkmrM4qu4I7xZFxWp6/NehoBUn4FRcnv3I8CI+PHStsRO5edJ1pt2X8Pl5Fi\n\trMTtUlVieDYT43Z/somHpoK+R5MDQqEp31ASk4US7cZ9mPXJ0amYYO/u5PmHwvMFZzJl\n\toPV2bFAPNrwFPZcMWVKE2uYb2e0h9XBOCi/5gQ6EnaIe3/EylI7t6jwUOy3uztH/IrfN\n\taB5O8cVLkV4kslkWNSOhPpuzkck0bc3RQg/eiGwsyahoYC5E4dtgbn1mH3kRIUmMkpiv\n\trCgw==","X-Gm-Message-State":"AMCzsaVUh+Il0PTR5GJq3sooMXuiPR4iwC1HILYJ7aU4FrM/uG5va8fL\n\tUZrzNvBs8cX5t71oQZBif2k=","X-Google-Smtp-Source":"ABhQp+RJoIhcKSWKfDV7RImSaCDCwZj5zTRjcjJ3I9VAbokrXu8RMSEilysFdPszSpX0WkmSYEkerA==","X-Received":"by 10.223.132.135 with SMTP id 7mr9157713wrg.74.1509388540335;\n\tMon, 30 Oct 2017 11:35:40 -0700 (PDT)","Date":"Mon, 30 Oct 2017 19:35:35 +0100","From":"Corentin Labbe ","To":"Rob Herring ","Cc":"mark.rutland@arm.com, maxime.ripard@free-electrons.com,\n\twens@csie.org, linux@armlinux.org.uk, catalin.marinas@arm.com,\n\twill.deacon@arm.com, peppe.cavallaro@st.com,\n\talexandre.torgue@st.com, andrew@lunn.ch, f.fainelli@gmail.com,\n\tnetdev@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org","Subject":"Re: [PATCH v9 02/10] dt-bindings: net: dwmac-sun8i: update\n\tdocumentation about integrated PHY","Message-ID":"<20171030183535.GA16723@Red>","References":"<20171024175714.15840-1-clabbe.montjoie@gmail.com>\n\t<20171024175714.15840-3-clabbe.montjoie@gmail.com>\n\t<20171027125621.mlcapjhttyw2j5sy@rob-hp-laptop>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20171027125621.mlcapjhttyw2j5sy@rob-hp-laptop>","User-Agent":"Mutt/1.7.2 (2016-11-26)","Sender":"netdev-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"netdev@vger.kernel.org"}}]