[{"id":1779444,"web_url":"http://patchwork.ozlabs.org/comment/1779444/","msgid":"<1507094931.5452.20.camel@aj.id.au>","list_archive_url":null,"date":"2017-10-04T05:28:51","subject":"Re: [PATCH 8/8] ARM: dts: aspeed: Clean up UART nodes","submitter":{"id":68332,"url":"http://patchwork.ozlabs.org/api/people/68332/","name":"Andrew Jeffery","email":"andrew@aj.id.au"},"content":"On Thu, 2017-09-28 at 17:21 +0930, Joel Stanley wrote:\n>  - Shorten size of reg property so it covers only the implemented\n>  registers\n> \n>  - Add VUART compatible\n> \n>  - Move stray uart1 in g5 definition\n> \n>  - Remove outdated current-speed property. Different bootloaders use\n>  different speeds, so this is no longer helpful\n> \n> Signed-off-by: Joel Stanley \n> ---\n>  arch/arm/boot/dts/aspeed-g4.dtsi | 17 +++++++++--------\n>  arch/arm/boot/dts/aspeed-g5.dtsi | 36 ++++++++++++++++++------------------\n>  2 files changed, 27 insertions(+), 26 deletions(-)\n> \n> diff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspeed-g4.dtsi\n> index 191c33d18122..7a4a53666d70 100644\n> --- a/arch/arm/boot/dts/aspeed-g4.dtsi\n> +++ b/arch/arm/boot/dts/aspeed-g4.dtsi\n> @@ -27,6 +27,7 @@\n>  \t\tserial2 = &uart3;\n>  \t\tserial3 = &uart4;\n>  \t\tserial4 = &uart5;\n> +\t\tserial5 = &vuart;\n>  \t};\n>  \n>  \tcpus {\n> @@ -199,7 +200,7 @@\n>  \n>  \t\t\tuart1: serial@1e783000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e783000 0x1000>;\n> +\t\t\t\treg = <0x1e783000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <9>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -209,7 +210,7 @@\n>  \n>  \t\t\tuart2: serial@1e78d000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e78d000 0x1000>;\n> +\t\t\t\treg = <0x1e78d000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <32>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -219,7 +220,7 @@\n>  \n>  \t\t\tuart3: serial@1e78e000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e78e000 0x1000>;\n> +\t\t\t\treg = <0x1e78e000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <33>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -229,7 +230,7 @@\n>  \n>  \t\t\tuart4: serial@1e78f000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e78f000 0x1000>;\n> +\t\t\t\treg = <0x1e78f000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <34>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -239,7 +240,7 @@\n>  \n>  \t\t\tuart5: serial@1e784000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e784000 0x1000>;\n> +\t\t\t\treg = <0x1e784000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <10>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -248,9 +249,9 @@\n>  \t\t\t\tstatus = \"disabled\";\n>  \t\t\t};\n>  \n> -\t\t\tuart6: serial@1e787000 {\n> -\t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e787000 0x1000>;\n> +\t\t\tvuart: vuart@1e787000 {\n\nBit of a nit, but arguably this should be `vuart: serial@...`?\n\n> +\t\t\t\tcompatible = \"aspeed,ast2400-vuart\";\n> +\t\t\t\treg = <0x1e787000 0x40>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <10>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> diff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi\n> index 251fc9f4637e..0b793305120a 100644\n> --- a/arch/arm/boot/dts/aspeed-g5.dtsi\n> +++ b/arch/arm/boot/dts/aspeed-g5.dtsi\n> @@ -27,6 +27,7 @@\n>  \t\tserial2 = &uart3;\n>  \t\tserial3 = &uart4;\n>  \t\tserial4 = &uart5;\n> +\t\tserial5 = &vuart;\n>  \t};\n>  \n>  \tcpus {\n> @@ -247,16 +248,6 @@\n>  \t\t\t\tstatus = \"disabled\";\n>  \t\t\t};\n>  \n> -\t\t\tuart1: serial@1e783000 {\n> -\t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e783000 0x1000>;\n> -\t\t\t\treg-shift = <2>;\n> -\t\t\t\tinterrupts = <9>;\n> -\t\t\t\tclocks = <&clk_uart>;\n> -\t\t\t\tno-loopback-test;\n> -\t\t\t\tstatus = \"disabled\";\n> -\t\t\t};\n> -\n>  \t\t\tlpc: lpc@1e789000 {\n>  \t\t\t\tcompatible = \"aspeed,ast2500-lpc\", \"simple-mfd\";\n>  \t\t\t\treg = <0x1e789000 0x1000>;\n> @@ -287,9 +278,19 @@\n>  \t\t\t\t};\n>  \t\t\t};\n>  \n> +\t\t\tuart1: serial@1e783000 {\n\nEarlier in the series you had a patch moving the ADC node to be in\naddress-order with respect to the rest of the nodes but this change puts uart1\nout of address-order. As it turns out the uarts blocks are sprayed around in\nthe address-space: uart1 and uart5 are together, the vuart is elsewhere, then\nuarts 2-4 are lumped together in another spot. I think it makes sense to\nconsolidate them, but it is inconsistent. Thoughts?\n\n> +\t\t\t\tcompatible = \"ns16550a\";\n> +\t\t\t\treg = <0x1e783000 0x20>;\n> +\t\t\t\treg-shift = <2>;\n> +\t\t\t\tinterrupts = <9>;\n> +\t\t\t\tclocks = <&clk_uart>;\n> +\t\t\t\tno-loopback-test;\n> +\t\t\t\tstatus = \"disabled\";\n> +\t\t\t};\n> +\n>  \t\t\tuart2: serial@1e78d000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e78d000 0x1000>;\n> +\t\t\t\treg = <0x1e78d000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <32>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -299,7 +300,7 @@\n>  \n>  \t\t\tuart3: serial@1e78e000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e78e000 0x1000>;\n> +\t\t\t\treg = <0x1e78e000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <33>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -309,7 +310,7 @@\n>  \n>  \t\t\tuart4: serial@1e78f000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e78f000 0x1000>;\n> +\t\t\t\treg = <0x1e78f000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <34>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> @@ -319,18 +320,17 @@\n>  \n>  \t\t\tuart5: serial@1e784000 {\n>  \t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e784000 0x1000>;\n> +\t\t\t\treg = <0x1e784000 0x20>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <10>;\n>  \t\t\t\tclocks = <&clk_uart>;\n> -\t\t\t\tcurrent-speed = <38400>;\n>  \t\t\t\tno-loopback-test;\n>  \t\t\t\tstatus = \"disabled\";\n>  \t\t\t};\n>  \n> -\t\t\tuart6: serial@1e787000 {\n> -\t\t\t\tcompatible = \"ns16550a\";\n> -\t\t\t\treg = <0x1e787000 0x1000>;\n> +\t\t\tvuart: vuart@1e787000 {\n\nSee serial@ comment above.\n\nCheers,\n\nAndrew\n\n> +\t\t\t\tcompatible = \"aspeed,ast2500-vuart\";\n> +\t\t\t\treg = <0x1e787000 0x40>;\n>  \t\t\t\treg-shift = <2>;\n>  \t\t\t\tinterrupts = <10>;\n>  \t\t\t\tclocks = <&clk_uart>;","headers":{"Return-Path":"","X-Original-To":["incoming@patchwork.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Delivered-To":["patchwork-incoming@bilbo.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Received":["from lists.ozlabs.org (lists.ozlabs.org [103.22.144.68])\n\t(using TLSv1.2 with cipher ADH-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y6Pb4690jz9sRm\n\tfor ;\n\tWed, 4 Oct 2017 16:29:04 +1100 (AEDT)","from lists.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 3y6Pb44wqYzDqlM\n\tfor ;\n\tWed, 4 Oct 2017 16:29:04 +1100 (AEDT)","from out1-smtp.messagingengine.com (out1-smtp.messagingengine.com\n\t[66.111.4.25])\n\t(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 3y6Pb14clRzDqlM\n\tfor ;\n\tWed, 4 Oct 2017 16:29:01 +1100 (AEDT)","from compute4.internal (compute4.nyi.internal [10.202.2.44])\n\tby mailout.nyi.internal (Postfix) with ESMTP id 943D2210D7;\n\tWed, 4 Oct 2017 01:28:59 -0400 (EDT)","from frontend2 ([10.202.2.161])\n\tby compute4.internal (MEProxy); Wed, 04 Oct 2017 01:28:59 -0400","from keelia (unknown [203.0.153.9])\n\tby mail.messagingengine.com (Postfix) with ESMTPA id 2A04224570;\n\tWed, 4 Oct 2017 01:28:54 -0400 (EDT)"],"Authentication-Results":["ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=aj.id.au header.i=@aj.id.au header.b=\"mr3lFPT1\";\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=messagingengine.com\n\theader.i=@messagingengine.com header.b=\"nIvvCcOM\"; \n\tdkim-atps=neutral","lists.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=aj.id.au header.i=@aj.id.au header.b=\"mr3lFPT1\";\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=messagingengine.com\n\theader.i=@messagingengine.com header.b=\"nIvvCcOM\"; \n\tdkim-atps=neutral","ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=aj.id.au\n\t(client-ip=66.111.4.25; helo=out1-smtp.messagingengine.com;\n\tenvelope-from=andrew@aj.id.au; receiver=)","lists.ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=aj.id.au header.i=@aj.id.au header.b=\"mr3lFPT1\";\n\tdkim=pass (2048-bit key;\n\tunprotected) header.d=messagingengine.com\n\theader.i=@messagingengine.com\n\theader.b=\"nIvvCcOM\"; dkim-atps=neutral"],"DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=aj.id.au; h=cc\n\t:content-type:date:from:in-reply-to:message-id:mime-version\n\t:references:subject:to:x-me-sender:x-me-sender:x-sasl-enc\n\t:x-sasl-enc; s=fm1; bh=Qn4TtBXvOBVwMAP5esNb5cEjIm7riCyuWTB/bco5h\n\tI0=; b=mr3lFPT19uDT9czIpaRZd77II32czW4jxWEBxLY1o5rYvmMy+qlaARz9B\n\tGEP0WW13U3xB2Af9syYC2/TBbp3ZsktqWgghui25rwO7seI9YUuhELchFcPoibXO\n\tj7nhikS0d+SykmdoC642s9camf8b4z0EXMFQvuQUsiOz2bGgX/wI32DaqLMa2uBQ\n\tjiK0orcqo2pZ+B6rdKT1PijTFEtRdKhPcYu1TwUjfA/gIzG1kI8Ldk5qM0WhDeKF\n\t+IJPMvs4IzCK0DZlSgq/iAkvCSD/5esIw04CPNOa3BQ7+TfKQMhiGBeSlQvn6/2E\n\t56Z869/BXHiMM2lDTwy5QjMOYaPOg==","v=1; a=rsa-sha256; c=relaxed/relaxed; d=\n\tmessagingengine.com; h=cc:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to:x-me-sender\n\t:x-me-sender:x-sasl-enc:x-sasl-enc; s=fm1; bh=Qn4TtBXvOBVwMAP5es\n\tNb5cEjIm7riCyuWTB/bco5hI0=; b=nIvvCcOMcG7AgvaeAl/I7KWhXboHacNt04\n\twOh/tGTdI8qRkS/nK/Qph+9CSKtujFOanrUyzMqO95/OdgmgvcxUSkyHBOpypiwk\n\t0nZV1NNZg6xPW4Aloz3J48rNIivgtDV1IMvBIwO/kFyYaZoH4/Pd+YpRZEAh+ycs\n\t1OW1FznhDVnfuhuRt3iCm2qPV7vh7+MbxyUS6IkBpZACsStpYsCc5ypw6HhZ7VoA\n\t/pmEoXelWZEqE7MnDO4u5tN8y14i2+EaQviKVYqYLQuaTRHBWEeDPGP9+1IrSGrJ\n\te+DjkCrWDFD6zx8+z1x4uYjdM6SILo2qoLrIjuUM1cR7KW8Izkag=="],"X-ME-Sender":"","X-Sasl-enc":"sumRT1eh6pj+P40/mciYYGiwRQc0vBHFruoZASndNIxT 1507094938","Message-ID":"<1507094931.5452.20.camel@aj.id.au>","Subject":"Re: [PATCH 8/8] ARM: dts: aspeed: Clean up UART nodes","From":"Andrew Jeffery ","To":"Joel Stanley , Rob Herring , Mark\n\tRutland ","Date":"Wed, 04 Oct 2017 15:58:51 +1030","In-Reply-To":"<20170928075149.8154-9-joel@jms.id.au>","References":"<20170928075149.8154-1-joel@jms.id.au>\n\t<20170928075149.8154-9-joel@jms.id.au>","Content-Type":"multipart/signed; micalg=\"pgp-sha512\";\n\tprotocol=\"application/pgp-signature\";\n\tboundary=\"=-kijKAuAMDPqSYXCkz2l6\"","X-Mailer":"Evolution 3.22.6-1ubuntu1 ","Mime-Version":"1.0","X-BeenThere":"linux-aspeed@lists.ozlabs.org","X-Mailman-Version":"2.1.24","Precedence":"list","List-Id":"Linux ASPEED SoC development ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"devicetree@vger.kernel.org, linux-aspeed@lists.ozlabs.org,\n\tBrendan Higgins ,\n\tRussell King , linux-kernel@vger.kernel.org,\n\tRick Altherr , linux-arm-kernel@lists.infradead.org","Errors-To":"linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org","Sender":"\"Linux-aspeed\"\n\t"}},{"id":1779453,"web_url":"http://patchwork.ozlabs.org/comment/1779453/","msgid":"","list_archive_url":null,"date":"2017-10-04T06:00:10","subject":"Re: [PATCH 8/8] ARM: dts: aspeed: Clean up UART nodes","submitter":{"id":48628,"url":"http://patchwork.ozlabs.org/api/people/48628/","name":"Joel Stanley","email":"joel@jms.id.au"},"content":"On Wed, Oct 4, 2017 at 2:58 PM, Andrew Jeffery wrote:\n> On Thu, 2017-09-28 at 17:21 +0930, Joel Stanley wrote:\n\n>> - uart6: serial@1e787000 {\n>> - compatible = \"ns16550a\";\n>> - reg = <0x1e787000 0x1000>;\n>> + vuart: vuart@1e787000 {\n>\n> Bit of a nit, but arguably this should be `vuart: serial@...`?\n\nYep, that makes sense.\n\n>\n>> + compatible = \"aspeed,ast2400-vuart\";\n>> + reg = <0x1e787000 0x40>;\n>> reg-shift = <2>;\n>> interrupts = <10>;\n>> clocks = <&clk_uart>;\n>> diff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi\n>> index 251fc9f4637e..0b793305120a 100644\n>> --- a/arch/arm/boot/dts/aspeed-g5.dtsi\n>> +++ b/arch/arm/boot/dts/aspeed-g5.dtsi\n\n>> @@ -287,9 +278,19 @@\n>> };\n>> };\n>>\n>> + uart1: serial@1e783000 {\n>\n> Earlier in the series you had a patch moving the ADC node to be in\n> address-order with respect to the rest of the nodes but this change puts uart1\n> out of address-order. As it turns out the uarts blocks are sprayed around in\n> the address-space: uart1 and uart5 are together, the vuart is elsewhere, then\n> uarts 2-4 are lumped together in another spot. I think it makes sense to\n> consolidate them, but it is inconsistent. Thoughts?\n\nYeah. I'll move them to where they should be.\n\nCheers,\n\nJoel","headers":{"Return-Path":"","X-Original-To":["incoming@patchwork.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Delivered-To":["patchwork-incoming@bilbo.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Received":["from lists.ozlabs.org (lists.ozlabs.org [103.22.144.68])\n\t(using TLSv1.2 with cipher ADH-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y6QHW4bh2z9t2M\n\tfor ;\n\tWed, 4 Oct 2017 17:00:39 +1100 (AEDT)","from lists.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 3y6QHW3BPYzDqks\n\tfor ;\n\tWed, 4 Oct 2017 17:00:39 +1100 (AEDT)","from mail-lf0-x243.google.com (mail-lf0-x243.google.com\n\t[IPv6:2a00:1450:4010:c07::243])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128\n\tbits)) (No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 3y6QHQ6GspzDqks\n\tfor ;\n\tWed, 4 Oct 2017 17:00:34 +1100 (AEDT)","by mail-lf0-x243.google.com with SMTP id l196so4391299lfl.3\n\tfor ;\n\tTue, 03 Oct 2017 23:00:34 -0700 (PDT)","by 10.25.195.6 with HTTP; Tue, 3 Oct 2017 23:00:10 -0700 (PDT)"],"Authentication-Results":["ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"DSlsA0nF\"; dkim-atps=neutral","lists.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"DSlsA0nF\"; dkim-atps=neutral","ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=gmail.com\n\t(client-ip=2a00:1450:4010:c07::243; helo=mail-lf0-x243.google.com;\n\tenvelope-from=joel.stan@gmail.com; receiver=)","lists.ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"DSlsA0nF\"; dkim-atps=neutral"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=mime-version:sender:in-reply-to:references:from:date:message-id\n\t:subject:to:cc;\n\tbh=rB2TBIXPl6rwP+y0MjUiC+oyxWxrUKpgrf437OQmkTc=;\n\tb=DSlsA0nF4YJ/JnJ2Ey6KaAJ9l9tEOcrzlsmnI+BSWWYy/j9Lja4dk2V/wW83g/A8oT\n\tdzi7+kXmanXc8wO7L7Dk80m8WZ53rsw+tfNGbYa9Dj30XEmCfDiWrRcfXnreggkwJAub\n\tSXWG1bwmaaHO0pX6rnB7mtx8LgrrdSvc2HcTNBMQPurTFYYvs9pDj161xWF2qtX6BF15\n\tNZkahftkjdkQ5V9iLMlDD2Cs/F+qdoSrVMs7/Uz4FkoshcTWwsuJNt/TnWHsVN+wbm/L\n\t+0NyBFJnOB2mPZwLABBNgaSZ4M57db3gxVLzObiKFBk+e73ueb0tuSBbC8hLOXoZvPER\n\tVB+Q==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:mime-version:sender:in-reply-to:references:from\n\t:date:message-id:subject:to:cc;\n\tbh=rB2TBIXPl6rwP+y0MjUiC+oyxWxrUKpgrf437OQmkTc=;\n\tb=HMRTNouvcI/s7t0OOY5CbiYKWQKSCiL3D/WFcuGXwF7/toJBBrn1UFQD6ZDcoWDu+V\n\tPhVzRjCNz2AMIwVKGdpuGkCrJ+Lq3NVhGyZKz/etXNqJWmymcE6UnL5pjRsN7ISlzmU0\n\tYtsF8vd0toY8X0CXrhNFDL8ZH/AvKZzOALPD+/WU20UPICHbvxKwk2Ut0qsim4a59lSg\n\tbV1x6KnSpXFctaEV+mBGfoUR9bMoLCTsY9frrJBtoBkxk6cCAdTzFT8zNid9MX1o8V19\n\tCChMLCNiciCgDzfYZuR91minrzIlKh+31+ZEMn5ioClEYsjdi4GJwyJszNQsgQnMWzgT\n\tGvxw==","X-Gm-Message-State":"AHPjjUir/wm2GxJiCadhtTlqgC+lHrsZRRP9Otia1kBzrlU4Avh752Gw\n\tXZAobUXF8qpQ36XcJyucKJigeR1gUsPGey5YrQo=","X-Google-Smtp-Source":"AOwi7QA2iARl8qA9IfmKCgBvIpt50ds5dChIB6lsg48/TriTE7bxmIYRIZAHgG8TGHAOx4523i/ucBtC8+xPZ8GsVBM=","X-Received":"by 10.46.93.75 with SMTP id r72mr10792684ljb.46.1507096831025;\n\tTue, 03 Oct 2017 23:00:31 -0700 (PDT)","MIME-Version":"1.0","In-Reply-To":"<1507094931.5452.20.camel@aj.id.au>","References":"<20170928075149.8154-1-joel@jms.id.au>\n\t<20170928075149.8154-9-joel@jms.id.au>\n\t<1507094931.5452.20.camel@aj.id.au>","From":"Joel Stanley ","Date":"Wed, 4 Oct 2017 15:30:10 +0930","X-Google-Sender-Auth":"zUxhaCBPvOhoHKFBgnnrAh6XoGU","Message-ID":"","Subject":"Re: [PATCH 8/8] ARM: dts: aspeed: Clean up UART nodes","To":"Andrew Jeffery ","Content-Type":"text/plain; charset=\"UTF-8\"","X-BeenThere":"linux-aspeed@lists.ozlabs.org","X-Mailman-Version":"2.1.24","Precedence":"list","List-Id":"Linux ASPEED SoC development ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"Mark Rutland ,\n\tdevicetree , linux-aspeed@lists.ozlabs.org,\n\tBrendan Higgins ,\n\tRussell King ,\n\tLinux Kernel Mailing List ,\n\tRob Herring , Rick Altherr , \n\tLinux ARM ","Errors-To":"linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org","Sender":"\"Linux-aspeed\"\n\t"}}]