[{"id":1777367,"web_url":"http://patchwork.ozlabs.org/comment/1777367/","msgid":"","list_archive_url":null,"date":"2017-09-29T06:26:22","subject":"Re: [U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","submitter":{"id":13793,"url":"http://patchwork.ozlabs.org/api/people/13793/","name":"Bo Shen","email":"voice.shen@gmail.com"},"content":"Hi Patrice,\n\nOn 09/27/2017 06:44 AM, patrice.chotard@st.com wrote:\n> From: Patrice Chotard \n> \n> stm32f4 doesn't support FIFO and OVERRUN feature.\n> The enable bit is not at the same location in CR1\n> register than for STM32F7 and STM32H7.\n> \n> Signed-off-by: Patrice Chotard \n> ---\n> drivers/serial/Kconfig | 4 ++--\n> drivers/serial/serial_stm32x7.c | 1 +\n> drivers/serial/serial_stm32x7.h | 7 +++++++\n> 3 files changed, 10 insertions(+), 2 deletions(-)\n> \n> diff --git a/drivers/serial/Kconfig b/drivers/serial/Kconfig\n> index 9bf2e26..7c54a49 100644\n> --- a/drivers/serial/Kconfig\n> +++ b/drivers/serial/Kconfig\n> @@ -531,9 +531,9 @@ config STI_ASC_SERIAL\n> \n> config STM32X7_SERIAL\n> \tbool \"STMicroelectronics STM32 SoCs on-chip UART\"\n> -\tdepends on DM_SERIAL && (STM32F7 || STM32H7)\n> +\tdepends on DM_SERIAL && (STM32F4 || STM32F7 || STM32H7)\n> \thelp\n> -\t If you have a machine based on a STM32 F7 or H7 SoC you can\n> +\t If you have a machine based on a STM32 F4, F7 or H7 SoC you can\n> \t enable its onboard serial ports, say Y to this option.\n> \t If unsure, say N.\n> \n> diff --git a/drivers/serial/serial_stm32x7.c b/drivers/serial/serial_stm32x7.c\n> index 19697e3..44e8b42 100644\n> --- a/drivers/serial/serial_stm32x7.c\n> +++ b/drivers/serial/serial_stm32x7.c\n> @@ -127,6 +127,7 @@ static int stm32_serial_probe(struct udevice *dev)\n> \n> #if CONFIG_IS_ENABLED(OF_CONTROL)\n> static const struct udevice_id stm32_serial_id[] = {\n> +\t{ .compatible = \"st,stm32-uart\", .data = (ulong)&stm32f4_info},\n\ns/st,stm32-uart/st,stm32f4-uart/ (?)\n\n> \t{ .compatible = \"st,stm32f7-uart\", .data = (ulong)&stm32f7_info},\n> \t{ .compatible = \"st,stm32h7-uart\", .data = (ulong)&stm32h7_info},\n> \t{}\n> diff --git a/drivers/serial/serial_stm32x7.h b/drivers/serial/serial_stm32x7.h\n> index ed8a3ee..b914edf 100644\n> --- a/drivers/serial/serial_stm32x7.h\n> +++ b/drivers/serial/serial_stm32x7.h\n> @@ -27,6 +27,13 @@ struct stm32_uart_info {\n> \tbool has_fifo;\n> };\n> \n> +struct stm32_uart_info stm32f4_info = {\n> +\t.stm32f4 = true,\n> +\t.uart_enable_bit = 13,\n> +\t.has_overrun_disable = false,\n> +\t.has_fifo = false,\n> +};\n> +\n> struct stm32_uart_info stm32f7_info = {\n> \t.uart_enable_bit = 0,\n> \t.stm32f4 = false,\n> \n\nBest Regards,\nBo Shen","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"PRRHW9k8\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3y3M5l56lpz9t2V\n\tfor ;\n\tFri, 29 Sep 2017 16:26:35 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 5F5B2C21DC6; Fri, 29 Sep 2017 06:26:30 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id E34B6C21C57;\n\tFri, 29 Sep 2017 06:26:27 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 7FB3CC21C57; Fri, 29 Sep 2017 06:26:26 +0000 (UTC)","from mail-oi0-f66.google.com (mail-oi0-f66.google.com\n\t[209.85.218.66])\n\tby lists.denx.de (Postfix) with ESMTPS id 44779C21C26\n\tfor ; Fri, 29 Sep 2017 06:26:24 +0000 (UTC)","by mail-oi0-f66.google.com with SMTP id h9so219511oia.4\n\tfor ; Thu, 28 Sep 2017 23:26:24 -0700 (PDT)","from [10.211.55.4] (76-247-182-195.lightspeed.sjcpca.sbcglobal.net.\n\t[76.247.182.195]) by smtp.gmail.com with ESMTPSA id\n\tk109sm1636491otc.5.2017.09.28.23.26.22\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tThu, 28 Sep 2017 23:26:22 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-0.0 required=5.0 tests=FREEMAIL_FROM,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID\n\tautolearn=unavailable autolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=subject:to:references:from:message-id:date:user-agent:mime-version\n\t:in-reply-to:content-language:content-transfer-encoding;\n\tbh=RcwrBKeNpBwcRLO4ywEir2nl2FpTVSKoT3lTbjePhJo=;\n\tb=PRRHW9k8+V/VsdfGFJqfFCvgGFgPGzwBZnnIGJvgRutola8dkGN1PjV+RAYjzL8zJv\n\tlXgG5Ydne2Um46PAFj7PYZleK0eiQ2Ka97bo9YjHVvlRnM6OtEOJOl68J9cbLY+fa7qR\n\tIrSNuTvdNd6SYXMEap1rf/EXxYki19NALHSO709AzKmK5q+Tk5DEgdO64mL8wDiaH4ob\n\tVxLsksEKONMxhDL0bPhitmyxbrlcsam3IpvUKLaRojZ1pDgih673BkKxi7cgZM9l/3Po\n\t495mC5e+Qm8X2y/Qa/k1EgCeiSDN8ADqW/0+qH2CalFFN6v0fwamTxydUFk1W1Gq6X+o\n\tFPyw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:subject:to:references:from:message-id:date\n\t:user-agent:mime-version:in-reply-to:content-language\n\t:content-transfer-encoding;\n\tbh=RcwrBKeNpBwcRLO4ywEir2nl2FpTVSKoT3lTbjePhJo=;\n\tb=Qz4RG/gjxOuX2rRn3LohnWDewOuBg7cUNbUFhAkWAuKfJx3Fs2Xaxg4LCbu4ZG1Fcm\n\tlgNe18qoabYBQD8TOn0SfB32TeDiZin0RGwkEeiJLytdx3rl4Gz5pZHvmih6lpjI4EmA\n\tWW8Og1vgXjmYT8fAa+fcapoCs1dH1j/34WwlbAy3tMUHSkfOezMuxpB6TkJMMRbhrLeW\n\t8A6U1NtfCwbsqEXbau6+xTyMS/XCVJPHPo4LbNh3FmfhhFhIioS30nRsAu3u5QRU7W5R\n\tunfpM/S6FF/IzqbyEOvod1PKTw6ApBGg9BbgWi25RC097vtOd1s+yk8l2u4jykN48QsS\n\t97Qg==","X-Gm-Message-State":"AMCzsaVQ/l3FGMK4x0lHiGl0XMbb+7RH9nDRRPUFMYV4giEtIOsZi0RJ\n\tn+kToUtJoTbRSICQGCX0FbI=","X-Google-Smtp-Source":"AOwi7QB9dPhpjkNZ3ZNrdLe09s+xeyV1plEXbsuYcTsAfkDwZYBChVXyvW4d7f3MPOppUwzP5Pfaiw==","X-Received":"by 10.157.95.14 with SMTP id f14mr2399525oti.380.1506666383183; \n\tThu, 28 Sep 2017 23:26:23 -0700 (PDT)","To":"patrice.chotard@st.com, u-boot@lists.denx.de, albert.u.boot@aribaud.net, \n\tsjg@chromium.org, vikas.manocha@st.com","References":"<1506519893-16509-1-git-send-email-patrice.chotard@st.com>\n\t<1506519893-16509-6-git-send-email-patrice.chotard@st.com>","From":"Bo Shen ","Message-ID":"","Date":"Thu, 28 Sep 2017 23:26:22 -0700","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","MIME-Version":"1.0","In-Reply-To":"<1506519893-16509-6-git-send-email-patrice.chotard@st.com>","Content-Language":"en-US","Subject":"Re: [U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Transfer-Encoding":"base64","Content-Type":"text/plain; charset=\"utf-8\"; Format=\"flowed\"","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "}},{"id":1777507,"web_url":"http://patchwork.ozlabs.org/comment/1777507/","msgid":"<01d69606-1587-86be-0653-551127fe2f90@st.com>","list_archive_url":null,"date":"2017-09-29T11:52:30","subject":"Re: [U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","submitter":{"id":63958,"url":"http://patchwork.ozlabs.org/api/people/63958/","name":"Patrice CHOTARD","email":"patrice.chotard@st.com"},"content":"Hi Bo\r\n\r\nOn 09/29/2017 08:26 AM, Bo Shen wrote:\r\n> Hi Patrice,\r\n> \r\n> On 09/27/2017 06:44 AM, patrice.chotard@st.com wrote:\r\n>> From: Patrice Chotard \r\n>>\r\n>> stm32f4 doesn't support FIFO and OVERRUN feature.\r\n>> The enable bit is not at the same location in CR1\r\n>> register than for STM32F7 and STM32H7.\r\n>>\r\n>> Signed-off-by: Patrice Chotard \r\n>> ---\r\n>>   drivers/serial/Kconfig          | 4 ++--\r\n>>   drivers/serial/serial_stm32x7.c | 1 +\r\n>>   drivers/serial/serial_stm32x7.h | 7 +++++++\r\n>>   3 files changed, 10 insertions(+), 2 deletions(-)\r\n>>\r\n>> diff --git a/drivers/serial/Kconfig b/drivers/serial/Kconfig\r\n>> index 9bf2e26..7c54a49 100644\r\n>> --- a/drivers/serial/Kconfig\r\n>> +++ b/drivers/serial/Kconfig\r\n>> @@ -531,9 +531,9 @@ config STI_ASC_SERIAL\r\n>>   config STM32X7_SERIAL\r\n>>       bool \"STMicroelectronics STM32 SoCs on-chip UART\"\r\n>> -    depends on DM_SERIAL && (STM32F7 || STM32H7)\r\n>> +    depends on DM_SERIAL && (STM32F4 || STM32F7 || STM32H7)\r\n>>       help\r\n>> -      If you have a machine based on a STM32 F7 or H7 SoC you can\r\n>> +      If you have a machine based on a STM32 F4, F7 or H7 SoC you can\r\n>>         enable its onboard serial ports, say Y to this option.\r\n>>         If unsure, say N.\r\n>> diff --git a/drivers/serial/serial_stm32x7.c \r\n>> b/drivers/serial/serial_stm32x7.c\r\n>> index 19697e3..44e8b42 100644\r\n>> --- a/drivers/serial/serial_stm32x7.c\r\n>> +++ b/drivers/serial/serial_stm32x7.c\r\n>> @@ -127,6 +127,7 @@ static int stm32_serial_probe(struct udevice *dev)\r\n>>   #if CONFIG_IS_ENABLED(OF_CONTROL)\r\n>>   static const struct udevice_id stm32_serial_id[] = {\r\n>> +    { .compatible = \"st,stm32-uart\", .data = (ulong)&stm32f4_info},\r\n> \r\n> s/st,stm32-uart/st,stm32f4-uart/ (?)\r\n\r\nWe use the same DT bindings than kernel one and we want to keep aligned.\r\n\r\nHistorically stm32-uart is dedicated for F4, which was introduced first.\r\nAnd then with introduction of F7 and H7, new compatible string \r\n(stm32f7-uart and stm32h7-uart) was added.\r\n\r\nPatrice\r\n> \r\n>>       { .compatible = \"st,stm32f7-uart\", .data = (ulong)&stm32f7_info},\r\n>>       { .compatible = \"st,stm32h7-uart\", .data = (ulong)&stm32h7_info},\r\n>>       {}\r\n>> diff --git a/drivers/serial/serial_stm32x7.h \r\n>> b/drivers/serial/serial_stm32x7.h\r\n>> index ed8a3ee..b914edf 100644\r\n>> --- a/drivers/serial/serial_stm32x7.h\r\n>> +++ b/drivers/serial/serial_stm32x7.h\r\n>> @@ -27,6 +27,13 @@ struct stm32_uart_info {\r\n>>       bool has_fifo;\r\n>>   };\r\n>> +struct stm32_uart_info stm32f4_info = {\r\n>> +    .stm32f4 = true,\r\n>> +    .uart_enable_bit = 13,\r\n>> +    .has_overrun_disable = false,\r\n>> +    .has_fifo = false,\r\n>> +};\r\n>> +\r\n>>   struct stm32_uart_info stm32f7_info = {\r\n>>       .uart_enable_bit = 0,\r\n>>       .stm32f4 = false,\r\n>>\r\n> \r\n> Best Regards,\r\n> Bo Shen","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":"ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3y3VL41QN4z9t4k\n\tfor ;\n\tFri, 29 Sep 2017 21:52:44 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid CF001C21DC8; Fri, 29 Sep 2017 11:52:39 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 8AF85C21DA0;\n\tFri, 29 Sep 2017 11:52:36 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid C9029C21D90; Fri, 29 Sep 2017 11:52:35 +0000 (UTC)","from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com\n\t[91.207.212.93])\n\tby lists.denx.de (Postfix) with ESMTPS id 85AA4C21D90\n\tfor ; Fri, 29 Sep 2017 11:52:35 +0000 (UTC)","from pps.filterd (m0046661.ppops.net [127.0.0.1])\n\tby mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id\n\tv8TBnl4E030828; Fri, 29 Sep 2017 13:52:32 +0200","from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35])\n\tby mx08-00178001.pphosted.com with ESMTP id 2d8hmemkd9-1\n\t(version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT);\n\tFri, 29 Sep 2017 13:52:32 +0200","from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9])\n\tby beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 197D938;\n\tFri, 29 Sep 2017 11:52:30 +0000 (GMT)","from Webmail-eu.st.com (sfhdag7node1.st.com [10.75.127.19])\n\tby zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 9ABF6263F;\n\tFri, 29 Sep 2017 11:52:30 +0000 (GMT)","from SFHDAG6NODE3.st.com (10.75.127.18) by SFHDAG7NODE1.st.com\n\t(10.75.127.19) with Microsoft SMTP Server (TLS) id 15.0.1178.4;\n\tFri, 29 Sep 2017 13:52:30 +0200","from SFHDAG6NODE3.st.com ([fe80::d04:5337:ab17:b6f6]) by\n\tSFHDAG6NODE3.st.com ([fe80::d04:5337:ab17:b6f6%20]) with mapi id\n\t15.00.1178.000; Fri, 29 Sep 2017 13:52:30 +0200"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=none autolearn=unavailable\n\tautolearn_force=no version=3.4.0","From":"Patrice CHOTARD ","To":"Bo Shen , \"u-boot@lists.denx.de\"\n\t, \"albert.u.boot@aribaud.net\"\n\t, \"sjg@chromium.org\" ,\n\t\"Vikas MANOCHA\" ","Thread-Topic":"[U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","Thread-Index":"AQHTN5bSa+9jv8qaiESOSSxn9wM4X6LLRwcAgABbHoA=","Date":"Fri, 29 Sep 2017 11:52:30 +0000","Message-ID":"<01d69606-1587-86be-0653-551127fe2f90@st.com>","References":"<1506519893-16509-1-git-send-email-patrice.chotard@st.com>\n\t<1506519893-16509-6-git-send-email-patrice.chotard@st.com>\n\t","In-Reply-To":"","Accept-Language":"fr-FR, en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","user-agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","x-ms-exchange-messagesentrepresentingtype":"1","x-ms-exchange-transport-fromentityheader":"Hosted","x-originating-ip":"[10.75.127.49]","Content-ID":"","MIME-Version":"1.0","X-Proofpoint-Virus-Version":"vendor=fsecure engine=2.50.10432:, ,\n\tdefinitions=2017-09-29_04:, , signatures=0","Subject":"Re: [U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "}},{"id":1777860,"web_url":"http://patchwork.ozlabs.org/comment/1777860/","msgid":"","list_archive_url":null,"date":"2017-09-30T04:11:23","subject":"Re: [U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","submitter":{"id":13793,"url":"http://patchwork.ozlabs.org/api/people/13793/","name":"Bo Shen","email":"voice.shen@gmail.com"},"content":"Hi Patrice,\n\nOn 09/29/2017 04:52 AM, Patrice CHOTARD wrote:\n>>> diff --git a/drivers/serial/serial_stm32x7.c\n>>> b/drivers/serial/serial_stm32x7.c\n>>> index 19697e3..44e8b42 100644\n>>> --- a/drivers/serial/serial_stm32x7.c\n>>> +++ b/drivers/serial/serial_stm32x7.c\n>>> @@ -127,6 +127,7 @@ static int stm32_serial_probe(struct udevice *dev)\n>>>   #if CONFIG_IS_ENABLED(OF_CONTROL)\n>>>   static const struct udevice_id stm32_serial_id[] = {\n>>> +    { .compatible = \"st,stm32-uart\", .data = (ulong)&stm32f4_info},\n>> s/st,stm32-uart/st,stm32f4-uart/ (?)\n> We use the same DT bindings than kernel one and we want to keep aligned.\n\nI'd suggest to send a patch to kernel to rename it.\n\n> Historically stm32-uart is dedicated for F4, which was introduced first.\n> And then with introduction of F7 and H7, new compatible string\n> (stm32f7-uart and stm32h7-uart) was added.\n\nIf we have patch in kernel to rename it, then it will be more clear.\n\nBest Regards,\nBo Shen","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"ao/vVZia\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3y3w3g6Pzwz9t0F\n\tfor ;\n\tSat, 30 Sep 2017 14:11:42 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 70E89C21E54; Sat, 30 Sep 2017 04:11:33 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 28154C21D6A;\n\tSat, 30 Sep 2017 04:11:31 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 62E9DC21D6A; Sat, 30 Sep 2017 04:11:29 +0000 (UTC)","from mail-oi0-f68.google.com (mail-oi0-f68.google.com\n\t[209.85.218.68])\n\tby lists.denx.de (Postfix) with ESMTPS id C9A66C21C3F\n\tfor ; Sat, 30 Sep 2017 04:11:28 +0000 (UTC)","by mail-oi0-f68.google.com with SMTP id a74so637523oib.3\n\tfor ; Fri, 29 Sep 2017 21:11:28 -0700 (PDT)","from [10.211.55.4] (76-247-182-195.lightspeed.sjcpca.sbcglobal.net.\n\t[76.247.182.195]) by smtp.gmail.com with ESMTPSA id\n\tw69sm2847844otb.4.2017.09.29.21.11.25\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tFri, 29 Sep 2017 21:11:26 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-0.0 required=5.0 tests=FREEMAIL_FROM,\n\tRCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID autolearn=unavailable\n\tautolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=subject:to:references:from:message-id:date:user-agent:mime-version\n\t:in-reply-to:content-language:content-transfer-encoding;\n\tbh=1w2U54RmcEOaTFW2rj8LAR6vrwprOffAl71GN+v2pbo=;\n\tb=ao/vVZia7x7I62iRGLnwuhV5LgX70EPfdLf5UavbUlca0pQWs/VslBV5rytQWSwGtw\n\tfZMkTzZMoer++BlOKZEmeZ+MqUxj3y8IR/3x1Fm8wSuPqxbwvZWo6RT6B9v6gJrHmxrY\n\tXHyeS7bxQlsnF7zVN/ri8DyjRiYEWyOBMZlDpPiPr2hiekn+hmX7iYnCelCBXJLHUm0X\n\tZvt66rJKoWxUP1k3rBC26WUZP1n44npEIQLklfCVxkd9jYkuv159pkLY8z3WUJ6q9uS3\n\tl0OSOqq/2pgTHihGP16rwsvmujaxs7MR2QgDkgx5HaEfhxNHkesQBB2S/QrDoUteKiLN\n\t6obQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:subject:to:references:from:message-id:date\n\t:user-agent:mime-version:in-reply-to:content-language\n\t:content-transfer-encoding;\n\tbh=1w2U54RmcEOaTFW2rj8LAR6vrwprOffAl71GN+v2pbo=;\n\tb=gUsgcr0+FV+6tqd/4QW5VwribcBMbpg4X3WMpGHOgFwhiMSUb8mLfTudSMYLhr4oB7\n\tksknnh9gGhV6EYXXwesw5utGFbo62548M/N4+bYkOJmhV68NK8K1+XHWF0WuWMAiTYPx\n\tPLbosie+A8PIzjMmCdWNQ16CstBkD4eew13nsGjqKmCmi0SCb7Q0gNdKEPbZco0TeeP2\n\t6QjsIu0bpGFbTXX59it2V4SkYjYl9md8EBUo/e9XRX/JSbBHRVdN47C3ge8WPzFEdqee\n\txDdloyhvuGdoJw5b8Xgl78VL/AQjt17S6Z13VENSrDpBChrWXn+FJ/BHRQmOFFeYKmJ1\n\tsEPg==","X-Gm-Message-State":"AMCzsaXLkzxtW7qctaWdTZG/j/PZunWz3G3owWqmcybOTgAg0Fp/fhG0\n\t1dlzeLDi0gRFuyU/6mpDpIc=","X-Google-Smtp-Source":"AOwi7QByj98xazBoCmogEvbrjIBx2WR0l5+Bc9xfAmLwSHwXSXUr7t7MokLY0Oh9R4qRWRU4xrgSzQ==","X-Received":"by 10.157.40.106 with SMTP id h39mr4243714otd.236.1506744687317; \n\tFri, 29 Sep 2017 21:11:27 -0700 (PDT)","To":"Patrice CHOTARD ,\n\t\"u-boot@lists.denx.de\" ,\n\t\"albert.u.boot@aribaud.net\" ,\n\t\"sjg@chromium.org\" ,\n\tVikas MANOCHA ","References":"<1506519893-16509-1-git-send-email-patrice.chotard@st.com>\n\t<1506519893-16509-6-git-send-email-patrice.chotard@st.com>\n\t\n\t<01d69606-1587-86be-0653-551127fe2f90@st.com>","From":"Bo Shen ","Message-ID":"","Date":"Fri, 29 Sep 2017 21:11:23 -0700","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","MIME-Version":"1.0","In-Reply-To":"<01d69606-1587-86be-0653-551127fe2f90@st.com>","Content-Language":"en-US","Subject":"Re: [U-Boot] [PATCH v1 5/6] serial: stm32x7: add STM32F4 support","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Transfer-Encoding":"base64","Content-Type":"text/plain; charset=\"utf-8\"; Format=\"flowed\"","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "}},{"id":1783034,"web_url":"http://patchwork.ozlabs.org/comment/1783034/","msgid":"<20171009170115.GL12015@bill-the-cat>","list_archive_url":null,"date":"2017-10-09T17:01:15","subject":"Re: [U-Boot] [U-Boot,v1,5/6] serial: stm32x7: add STM32F4 support","submitter":{"id":65875,"url":"http://patchwork.ozlabs.org/api/people/65875/","name":"Tom Rini","email":"trini@konsulko.com"},"content":"On Wed, Sep 27, 2017 at 03:44:52PM +0200, patrice.chotard@st.com wrote:\n\n> From: Patrice Chotard \n> \n> stm32f4 doesn't support FIFO and OVERRUN feature.\n> The enable bit is not at the same location in CR1\n> register than for STM32F7 and STM32H7.\n> \n> Signed-off-by: Patrice Chotard \n\nApplied to u-boot/master, thanks!","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=konsulko.com header.i=@konsulko.com\n\theader.b=\"o1WUcjHw\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3y9mwt51xyz9sPt\n\tfor ;\n\tTue, 10 Oct 2017 04:11:10 +1100 (AEDT)","by lists.denx.de (Postfix, from userid 105)\n\tid 778CEC21DB2; Mon, 9 Oct 2017 17:03:00 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id B6187C21D63;\n\tMon, 9 Oct 2017 17:02:02 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid D9F54C21D63; Mon, 9 Oct 2017 17:01:22 +0000 (UTC)","from mail-qt0-f181.google.com (mail-qt0-f181.google.com\n\t[209.85.216.181])\n\tby lists.denx.de (Postfix) with ESMTPS id 79061C21DD7\n\tfor ; Mon, 9 Oct 2017 17:01:18 +0000 (UTC)","by mail-qt0-f181.google.com with SMTP id k31so8996415qta.6\n\tfor ; Mon, 09 Oct 2017 10:01:18 -0700 (PDT)","from bill-the-cat ([2606:a000:1401:811b:1b9:c5e1:a7da:e47])\n\tby smtp.gmail.com with ESMTPSA id\n\tp193sm5574186ywp.14.2017.10.09.10.01.16\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tMon, 09 Oct 2017 10:01:16 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-0.0 required=5.0 tests=RCVD_IN_MSPIKE_H3,\n\tRCVD_IN_MSPIKE_WL,\n\tT_DKIM_INVALID autolearn=unavailable autolearn_force=no\n\tversion=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=konsulko.com;\n\ts=google; \n\th=date:from:to:cc:subject:message-id:references:mime-version\n\t:content-disposition:in-reply-to:user-agent;\n\tbh=qOVWhWqo1nqSCUkKAsSkkaNjakW3W7tKe5jMH6j+WCc=;\n\tb=o1WUcjHwmBVWAyMXxcUA7H9vEgB5+mSdnksmc9f7Ec1Ptom/9Jx/bD1vKSz+5GJtfD\n\t0LCdWv4X1crUkkigPzAd9mvisM7/N4B2Mi2HOfqM3kmG1ouBZjp+YZE7wwD++Q2AZX9L\n\tyIQtpGwDm3yPsVX83zjtMkik0m5zIPwc6eX0E=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:date:from:to:cc:subject:message-id:references\n\t:mime-version:content-disposition:in-reply-to:user-agent;\n\tbh=qOVWhWqo1nqSCUkKAsSkkaNjakW3W7tKe5jMH6j+WCc=;\n\tb=CdcUYHpJNZ0zfy2yv/LTIC/CFAcyTpm7tY25+uipUTKH/FSMe8TKG0Od3xAxXX1UyJ\n\tf7L1rOcyOGVlk7sz9lMqyhieObBxyKbL2TAb7j8Tm9+h5YuvlqrHQuxlJrw7GbUk3+EQ\n\ttx71zshLuzvX9Rg4C5ZztrV/AKKKoZ8yGXh71mue10oyak1gY+DTcxSYNkQhh/XveIk0\n\t7NV1UnO+t9Fm0IhhyAfyO42HOydWwCc30zIZ3+zpO2hukRkZHb31berOLQu3I6kChBde\n\ty57oxL58wh9yGJRqvbfTqEJYyD/Tg2UXFijXCZgrFVXbEetRpI164LOXXFCTPm7bd25R\n\t/85g==","X-Gm-Message-State":"AMCzsaW3x6NpMALIbA95HQJAYa2hZRQsxJfXEj2ySRlQuBXAiLmt2hU7\n\tzOQ/fcQJNOqt0SRsEsr6S08nHg==","X-Google-Smtp-Source":"AOwi7QDdKEqPHoM/Um2nH00OQnTenwwtw+IPTOmT5C9NBaymg7+DBiNLgZlzoDscdXolA4XBS0OAKw==","X-Received":"by 10.37.189.18 with SMTP id f18mr143500ybk.67.1507568477457;\n\tMon, 09 Oct 2017 10:01:17 -0700 (PDT)","Date":"Mon, 9 Oct 2017 13:01:15 -0400","From":"Tom Rini ","To":"patrice.chotard@st.com","Message-ID":"<20171009170115.GL12015@bill-the-cat>","References":"<1506519893-16509-6-git-send-email-patrice.chotard@st.com>","MIME-Version":"1.0","In-Reply-To":"<1506519893-16509-6-git-send-email-patrice.chotard@st.com>","User-Agent":"Mutt/1.5.24 (2015-08-30)","Cc":"u-boot@lists.denx.de","Subject":"Re: [U-Boot] [U-Boot,v1,5/6] serial: stm32x7: add STM32F4 support","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Type":"multipart/mixed;\n\tboundary=\"===============7196143226203466119==\"","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "}}]