[{"id":1781097,"web_url":"http://patchwork.ozlabs.org/comment/1781097/","msgid":"<20171005222416.zrrzwd3lmxccwodo@rob-hp-laptop>","list_archive_url":null,"date":"2017-10-05T22:24:16","subject":"Re: [PATCH v8 1/5] Doc: iommu/arm-smmu-v3: Add workaround for\n\tHiSilicon erratum 161010801","submitter":{"id":62529,"url":"http://patchwork.ozlabs.org/api/people/62529/","name":"Rob Herring (Arm)","email":"robh@kernel.org"},"content":"On Wed, Sep 27, 2017 at 02:32:37PM +0100, Shameer Kolothum wrote:\n> From: John Garry \n> \n> The HiSilicon erratum 161010801 describes the limitation of HiSilicon\n> platforms hip06/hip07 to support the SMMU mappings for MSI transactions.\n> \n> On these platforms, GICv3 ITS translator is presented with the deviceID\n> by extending the MSI payload data to 64 bits to include the deviceID.\n> Hence, the PCIe controller on this platforms has to differentiate the MSI\n> payload against other DMA payload and has to modify the MSI payload.\n> This basically makes it difficult for this platforms to have a SMMU\n> translation for MSI.\n> \n> This patch adds a compatible string to implement this errata for\n> HiSilicon Hi161x SMMUv3 model on hip06/hip07 platforms.\n> \n> Also, the arm64 silicon errata is updated with this same erratum.\n> \n> Signed-off-by: John Garry \n> [Shameer: Modified to use compatible string for errata]\n> Signed-off-by: Shameer Kolothum \n> ---\n> Documentation/arm64/silicon-errata.txt | 1 +\n> Documentation/devicetree/bindings/iommu/arm,smmu-v3.txt | 9 ++++++++-\n> 2 files changed, 9 insertions(+), 1 deletion(-)\n\nAcked-by: Rob Herring \n--\nTo unsubscribe from this list: send the line \"unsubscribe devicetree\" in\nthe body of a message to majordomo@vger.kernel.org\nMore majordomo info at http://vger.kernel.org/majordomo-info.html","headers":{"Return-Path":"","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":"ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=)","Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3y7S4511Fcz9t63\n\tfor ;\n\tFri, 6 Oct 2017 09:24:21 +1100 (AEDT)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751432AbdJEWYU (ORCPT\n\t);\n\tThu, 5 Oct 2017 18:24:20 -0400","from mail-oi0-f68.google.com ([209.85.218.68]:37574 \"EHLO\n\tmail-oi0-f68.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751381AbdJEWYT (ORCPT\n\t); Thu, 5 Oct 2017 18:24:19 -0400","by mail-oi0-f68.google.com with SMTP id h9so9256849oia.4;\n\tThu, 05 Oct 2017 15:24:19 -0700 (PDT)","from localhost (216-188-254-6.dyn.grandenetworks.net.\n\t[216.188.254.6])\n\tby smtp.gmail.com with ESMTPSA id e82sm68964oic.7.2017.10.05.15.24.17\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tThu, 05 Oct 2017 15:24:18 -0700 (PDT)"],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:date:from:to:cc:subject:message-id:references\n\t:mime-version:content-disposition:in-reply-to:user-agent;\n\tbh=Gxu6rK+rfy2EtzXHXxgmZb5y/SgB+o5Zaam+a6GUA6k=;\n\tb=Tx8/q1tAZf+Gi23/IOB2YK7H1cXBpGaWKbvsoqF3YarPUjyDIjkBdqVX7TrTEfKbFa\n\tJwGcnU4Dfvl14fv/Dv6Kb6hLq4VgrDoC6437a6yrtvk0ssTrbOdSvYyKvxuoJ58psQgV\n\ttTqInNFIAqYe+cbpOYwVcj+XlH2oe51mTAHOZIopYrd3Pic4OpA8/fIb1PBvy484EYfs\n\trycVlyqVUljyAbtZkBhGn1B+eXXZKkLlnsQBrjmdnry0ssUMvNZZZ6QRrdYI6Y5W+/dW\n\tgxFb2FTCT4XrNrbbWpRhVRnKgDve/HBjd49QApEwS4WKARfbHBBVO/zLRqeWYHrPmFm3\n\t7Mbw==","X-Gm-Message-State":"AMCzsaVwxyj1k9jk2XDLnTY8/SgFGoLG6rGuhoS7tgtJ0IWvxI8GKMyx\n\tFCCepRxBsuFgtZErmcn+gw==","X-Google-Smtp-Source":"AOwi7QCW1hED+4kYPIpxiyzVwzpdYASzvbuQASDt4t/5mBZkNUm1oUWosgPpIfZXrL+kE+3mxTG5Fg==","X-Received":"by 10.157.46.23 with SMTP id q23mr122900otb.180.1507242258644;\n\tThu, 05 Oct 2017 15:24:18 -0700 (PDT)","Date":"Thu, 5 Oct 2017 17:24:16 -0500","From":"Rob Herring ","To":"Shameer Kolothum ","Cc":"lorenzo.pieralisi@arm.com, marc.zyngier@arm.com,\n\tsudeep.holla@arm.com, will.deacon@arm.com, robin.murphy@arm.com,\n\tjoro@8bytes.org, mark.rutland@arm.com, gabriele.paoloni@huawei.com,\n\tjohn.garry@huawei.com, iommu@lists.linux-foundation.org,\n\tlinux-arm-kernel@lists.infradead.org, linux-acpi@vger.kernel.org,\n\tdevicetree@vger.kernel.org, devel@acpica.org, linuxarm@huawei.com,\n\twangzhou1@hisilicon.com, guohanjun@huawei.com","Subject":"Re: [PATCH v8 1/5] Doc: iommu/arm-smmu-v3: Add workaround for\n\tHiSilicon erratum 161010801","Message-ID":"<20171005222416.zrrzwd3lmxccwodo@rob-hp-laptop>","References":"<20170927133241.21036-1-shameerali.kolothum.thodi@huawei.com>\n\t<20170927133241.21036-2-shameerali.kolothum.thodi@huawei.com>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<20170927133241.21036-2-shameerali.kolothum.thodi@huawei.com>","User-Agent":"NeoMutt/20170113 (1.7.2)","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"devicetree@vger.kernel.org"}}]