[{"id":1790378,"web_url":"http://patchwork.ozlabs.org/comment/1790378/","msgid":"<20171019104921.GK9005@ulmo>","list_archive_url":null,"date":"2017-10-19T10:49:21","subject":"Re: [PATCH V2 4/4] arm64: tegra: Enable PCIe on Jetson TX2","submitter":{"id":26234,"url":"http://patchwork.ozlabs.org/api/people/26234/","name":"Thierry Reding","email":"thierry.reding@gmail.com"},"content":"On Wed, Sep 27, 2017 at 05:28:37PM +0530, Manikanta Maddireddy wrote:\n> Enable x4 PCIe slot on Jetson TX2.\n> \n> Signed-off-by: Manikanta Maddireddy \n> Reviewed-by: Mikko Perttunen \n> Tested-by: Mikko Perttunen \n> ---\n> V2: No change in this patch\n> arch/arm64/boot/dts/nvidia/tegra186-p3310.dtsi | 24 ++++++++++++++++++++++++\n> 1 file changed, 24 insertions(+)\n> \n> diff --git a/arch/arm64/boot/dts/nvidia/tegra186-p3310.dtsi b/arch/arm64/boot/dts/nvidia/tegra186-p3310.dtsi\n> index cf84d7046ad5..a4d96b2a23b4 100644\n> --- a/arch/arm64/boot/dts/nvidia/tegra186-p3310.dtsi\n> +++ b/arch/arm64/boot/dts/nvidia/tegra186-p3310.dtsi\n> @@ -378,4 +378,28 @@\n> \t\t\tvin-supply = <&vdd_1v8>;\n> \t\t};\n> \t};\n> +\n> +\tpcie@10003000 {\n> +\t\tstatus = \"okay\";\n> +\n> +\t\tdvdd-pex-supply = <&vdd_pex>;\n> +\t\thvdd-pex-pll-supply = <&vdd_1v8>;\n> +\t\thvdd-pex-supply = <&vdd_1v8>;\n> +\t\tvddio-pexctl-aud-supply = <&vdd_1v8>;\n> +\n> +\t\tpci@1,0 {\n> +\t\t\tnvidia,num-lanes = <4>;\n> +\t\t\tstatus = \"okay\";\n> +\t\t};\n> +\n> +\t\tpci@2,0 {\n> +\t\t\tnvidia,num-lanes = <0>;\n> +\t\t\tstatus = \"disabled\";\n> +\t\t};\n> +\n> +\t\tpci@3,0 {\n> +\t\t\tnvidia,num-lanes = <1>;\n> +\t\t\tstatus = \"disabled\";\n> +\t\t};\n> +\t};\n\nI moved this to tegra186-p2771-0000.dts because it exposes connectors\nthat are on the carrier board rather than the processor module.\n\nApplied to for-4.15/arm64/dt, thanks.\n\nThierry","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=linux-pci-owner@vger.kernel.org;\n\treceiver=)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"e8YawtMj\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3yHlzq2xjhz9t44\n\tfor ;\n\tThu, 19 Oct 2017 21:49:27 +1100 (AEDT)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752211AbdJSKtZ (ORCPT );\n\tThu, 19 Oct 2017 06:49:25 -0400","from mail-qt0-f195.google.com ([209.85.216.195]:45971 \"EHLO\n\tmail-qt0-f195.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751892AbdJSKtY (ORCPT\n\t); Thu, 19 Oct 2017 06:49:24 -0400","by mail-qt0-f195.google.com with SMTP id p1so13844193qtg.2;\n\tThu, 19 Oct 2017 03:49:24 -0700 (PDT)","from localhost\n\t(p200300E41BE4FD00CEAD5B94E1CFD280.dip0.t-ipconnect.de.\n\t[2003:e4:1be4:fd00:cead:5b94:e1cf:d280])\n\tby smtp.gmail.com with ESMTPSA id\n\tb26sm9286574qtc.39.2017.10.19.03.49.23\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tThu, 19 Oct 2017 03:49:23 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=gmail.com; s=20161025;\n\th=date:from:to:cc:subject:message-id:references:mime-version\n\t:content-disposition:in-reply-to:user-agent;\n\tbh=02I37bZgWkI2oNWvhi0NDjweiMvaGBLK9YezAyCiswE=;\n\tb=e8YawtMjqTRwJCZF1poT1NuTRNaiXK4BzgpwS3oIMITmMG5hpPMUGHYn4zu7dU3k0G\n\tdQBCPBbWnY9KFIYRjdyKVswlNQnUL5ZVl6hcxtdi/iAeiuGZknftg9SR0z2YLa2wXy3e\n\tOwP+oGJ/c5brsmDmJsie5O3s/crO0J5p9JLMhNhBKm4kGm9/b0mcu0KwiZOONNlmvCk2\n\taZQ2M2vuBHHNQgYnutXkQOh8VdUlGx7CawLAQn6DQJJQiT6HpLuGqv4+WIoZDnywsRkr\n\ta9dCVo8iAwPOEypoeXIxUCCRIB6Z9nZ5vA5TO4M/S6PHH2tnRHBNhWwTn+E9aExMAKO3\n\tssFA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:date:from:to:cc:subject:message-id:references\n\t:mime-version:content-disposition:in-reply-to:user-agent;\n\tbh=02I37bZgWkI2oNWvhi0NDjweiMvaGBLK9YezAyCiswE=;\n\tb=V02dav003QSs1B6EizfocSiAAQR80tD1E5IYa1q8XlVHZkg2ip0hR5Kg5WXXbSzcMO\n\tUEOEdPk8x4olyAGUv0OCujUYw6KVisgDpRxUiZWC0+LrPgfQdpkV2sjgdRxsHL9FUCXk\n\tELxKsZR77kUXmTSA2oWkeWi2bi7sym7527ja5JB6dukA09KUR3+2oyj/92305Kll6Pnh\n\tYuz4rktzyituz0hwjMyiaNE5Zya4xoNXtWXgNjCqeNWkAo2tIIULD/mgu1PCENVEYODZ\n\td72cVK8Bezd1KxcNF+726fZPhjWOu62Iz2XvoWRVmGdOAY+R2IIjryraNuW3iR6x1xyk\n\tjbtw==","X-Gm-Message-State":"AMCzsaWRJgpNsqayR4dr9nbIq8NpifXbuFjKuG+gRpsoxcqSX69vyyTN\n\trwbPGlgQAAq6o3kE5jPoWD8=","X-Google-Smtp-Source":"ABhQp+Tfjiw5Ohmz3wLJfHzDH+nrSPaqgx0OFaAiX38IEB1zYpiyPOFpWuKQaQ/QjxbJb7Caw9dG3g==","X-Received":"by 10.200.38.225 with SMTP id 30mr1471976qtp.334.1508410163871; \n\tThu, 19 Oct 2017 03:49:23 -0700 (PDT)","Date":"Thu, 19 Oct 2017 12:49:21 +0200","From":"Thierry Reding ","To":"Manikanta Maddireddy ","Cc":"bhelgaas@google.com, jonathanh@nvidia.com,\n\tlinux-tegra@vger.kernel.org, linux-pci@vger.kernel.org,\n\tmperttunen@nvidia.com","Subject":"Re: [PATCH V2 4/4] arm64: tegra: Enable PCIe on Jetson TX2","Message-ID":"<20171019104921.GK9005@ulmo>","References":"<1506513517-25870-1-git-send-email-mmaddireddy@nvidia.com>\n\t<1506513517-25870-5-git-send-email-mmaddireddy@nvidia.com>","MIME-Version":"1.0","Content-Type":"multipart/signed; micalg=pgp-sha256;\n\tprotocol=\"application/pgp-signature\"; boundary=\"yr6OvWOSyJed8q4v\"","Content-Disposition":"inline","In-Reply-To":"<1506513517-25870-5-git-send-email-mmaddireddy@nvidia.com>","User-Agent":"Mutt/1.9.1 (2017-09-22)","Sender":"linux-pci-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"linux-pci@vger.kernel.org"}}]