[{"id":1776067,"web_url":"http://patchwork.ozlabs.org/comment/1776067/","msgid":"<20170927085318.0670a849@xps13>","list_archive_url":null,"date":"2017-09-27T06:53:18","subject":"Re: [PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to\n\tARMADA370 variants.","submitter":{"id":71917,"url":"http://patchwork.ozlabs.org/api/people/71917/","name":"Miquel Raynal","email":"miquel.raynal@free-electrons.com"},"content":"Hello Kalyan,\n\nOn Wed, 27 Sep 2017 13:55:16 +1300\nKalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz> wrote:\n\n> When the arbitration between NOR and NAND flash is enabled\n> the <FORCE_CSX> field bit[21] in the Data Flash Control Register\n> needs to be set to 1 according to guidleine GL-5830741.\n> \n> This commit sets the FORCE_CSX bit to 1 for all\n> ARMADA370 variants as the arbitration is always enabled by default.\n\nMaybe you could mention here that this does not apply for pxa3xx\nvariant as this bit does not exist/is reserved on the NFCv1.\n\n> \n> Signed-off-by: Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz>\n> ---\n>  drivers/mtd/nand/pxa3xx_nand.c | 7 +++++++\n>  1 file changed, 7 insertions(+)\n> \n> diff --git a/drivers/mtd/nand/pxa3xx_nand.c\n> b/drivers/mtd/nand/pxa3xx_nand.c index 85cff68643e0..b2753eea567c\n> 100644 --- a/drivers/mtd/nand/pxa3xx_nand.c\n> +++ b/drivers/mtd/nand/pxa3xx_nand.c\n> @@ -68,6 +68,7 @@\n>  #define NDCR_PAGE_SZ\t\t(0x1 << 24)\n>  #define NDCR_NCSX\t\t(0x1 << 23)\n>  #define NDCR_ND_MODE\t\t(0x3 << 21)\n> +#define NDCR_FORCE_CSX\t\t(0x1 << 21)\n>  #define NDCR_NAND_MODE   \t(0x0)\n\nThe three lines above seems to have the same purpose.\nI had a look to the specs (pxa/370/375/xp/380/390), and I could\nnot find any reference to a valid bit 22 in NDCR (it is always\nreserved). Maybe you could delete NDCR_ND_MODE and\nNDCR_NAND_MODE then ?\n\n>  #define NDCR_CLR_PG_CNT\t\t(0x1 << 20)\n>  #define NFCV1_NDCR_ARB_CNTL\t(0x1 << 19)\n> @@ -1464,6 +1465,9 @@ static int pxa3xx_nand_config_ident(struct\n> pxa3xx_nand_info *info) info->chunk_size = PAGE_CHUNK_SIZE;\n>  \tinfo->reg_ndcr = 0x0; /* enable all interrupts */\n>  \tinfo->reg_ndcr |= (pdata->enable_arbiter) ? NDCR_ND_ARB_EN :\n> 0;\n> +\t/* Set FORCE_CSX bit for all ARMADAGL-5830741370 Variants.\n> Ref#: GL-5830741*/\n\nYou miss a space between \"GL-5830741\" and \"*/\".\n\n> +\tif (info->variant == PXA3XX_NAND_VARIANT_ARMADA370)\n> +\t\tinfo->reg_ndcr |= NDCR_FORCE_CSX;\n>  \tinfo->reg_ndcr |= NDCR_RD_ID_CNT(READ_ID_BYTES);\n>  \tinfo->reg_ndcr |= NDCR_SPARE_EN;\n>  \n> @@ -1498,6 +1502,9 @@ static void pxa3xx_nand_detect_config(struct\n> pxa3xx_nand_info *info) info->reg_ndcr = ndcr &\n>  \t\t~(NDCR_INT_MASK | NDCR_ND_ARB_EN |\n> NFCV1_NDCR_ARB_CNTL); info->reg_ndcr |= (pdata->enable_arbiter) ?\n> NDCR_ND_ARB_EN : 0;\n> +\t/* Set FORCE_CSX bit for all ARMADA370 Variants. Ref#:\n> GL-5830741*/\n\nSame here.\n\n> +\tif (info->variant == PXA3XX_NAND_VARIANT_ARMADA370)\n> +\t\tinfo->reg_ndcr |= NDCR_FORCE_CSX;\n>  \tinfo->ndtr0cs0 = nand_readl(info, NDTR0CS0);\n>  \tinfo->ndtr1cs0 = nand_readl(info, NDTR1CS0);\n>  }\n\n\nThanks,\nMiquèl","headers":{"Return-Path":"<linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org; spf=none (mailfrom)\n\tsmtp.mailfrom=lists.infradead.org (client-ip=65.50.211.133;\n\thelo=bombadil.infradead.org;\n\tenvelope-from=linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org header.b=\"NCe6i9UD\"; \n\tdkim-atps=neutral"],"Received":["from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y27pL2KFWz9t3x\n\tfor <incoming@patchwork.ozlabs.org>;\n\tWed, 27 Sep 2017 16:54:02 +1000 (AEST)","from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dx6E7-0001SP-Rh; Wed, 27 Sep 2017 06:53:47 +0000","from mail.free-electrons.com ([62.4.15.54])\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dx6E2-00019d-Se\n\tfor linux-mtd@lists.infradead.org; Wed, 27 Sep 2017 06:53:45 +0000","by mail.free-electrons.com (Postfix, from userid 110)\n\tid 1D632208BA; Wed, 27 Sep 2017 08:53:19 +0200 (CEST)","from xps13 (LStLambert-657-1-97-87.w90-63.abo.wanadoo.fr\n\t[90.63.216.87])\n\tby mail.free-electrons.com (Postfix) with ESMTPSA id B69D0208A8;\n\tWed, 27 Sep 2017 08:53:18 +0200 (CEST)"],"DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post:\n\tList-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:\n\tMessage-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description:\n\tResent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:\n\tList-Owner; bh=14lNZc7M/IBQaz1mPgQ5PhAFZwIz4xGMzoMpm4BzwQ0=;\n\tb=NCe6i9UDZDmBIH\n\tJbvU1KLwnwfDjJVS2gasMeFZ1v9opx3Q0aCG1deHkWnE0FNJqt761EYfNSYyOPcWLe3Qgb17NoOJw\n\tzij3Tmlfg2Xdl7XYG0tstosT7/HAWOc1ZYCgV9d2uEyyCUCbayqKytUl0rAfunhaAqxwgjMkerp1C\n\tlTu5Se8DLShmsjbfu+6Xbzs2RHAQ0bc9nLGuCLYDNI5/jWzNYuFi3SfhHohAlhHIVHHe+d1A2jiFq\n\tUqeOsMEcx+RucAKj74NeT1TUoVXNuzPkCGgGBKvv9/lHZ5moq4vF1F8qGwS4kwZsJLfQ6jfoLF6tU\n\tLZBlmYmD+tc8h8mJU4/Q==;","X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on\n\tmail.free-electrons.com","X-Spam-Level":"","X-Spam-Status":"No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT,\n\tURIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0","Date":"Wed, 27 Sep 2017 08:53:18 +0200","From":"Miquel RAYNAL <miquel.raynal@free-electrons.com>","To":"Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz>","Subject":"Re: [PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to\n\tARMADA370 variants.","Message-ID":"<20170927085318.0670a849@xps13>","In-Reply-To":"<20170927005516.28374-2-kalyan.kinthada@alliedtelesis.co.nz>","References":"<20170927005516.28374-1-kalyan.kinthada@alliedtelesis.co.nz>\n\t<20170927005516.28374-2-kalyan.kinthada@alliedtelesis.co.nz>","Organization":"Free Electrons","X-Mailer":"Claws Mail 3.14.1 (GTK+ 2.24.31; x86_64-pc-linux-gnu)","MIME-Version":"1.0","X-CRM114-Version":"20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ","X-CRM114-CacheID":"sfid-20170926_235343_326225_646E7E6C ","X-CRM114-Status":"GOOD (  16.52  )","X-Spam-Score":"-1.9 (-)","X-Spam-Report":"SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details:   (-1.9 points)\n\tpts rule name              description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-0.0 SPF_PASS               SPF: sender matches SPF record\n\t-0.0 RP_MATCHES_RCVD Envelope sender domain matches handover relay\n\tdomain\n\t-1.9 BAYES_00               BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]","X-BeenThere":"linux-mtd@lists.infradead.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"Linux MTD discussion mailing list <linux-mtd.lists.infradead.org>","List-Unsubscribe":"<http://lists.infradead.org/mailman/options/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=unsubscribe>","List-Archive":"<http://lists.infradead.org/pipermail/linux-mtd/>","List-Post":"<mailto:linux-mtd@lists.infradead.org>","List-Help":"<mailto:linux-mtd-request@lists.infradead.org?subject=help>","List-Subscribe":"<http://lists.infradead.org/mailman/listinfo/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=subscribe>","Cc":"mark.rutland@arm.com, boris.brezillon@free-electrons.com,\n\tdevicetree@vger.kernel.org, richard@nod.at,\n\tchris.packham@alliedtelesis.co.nz, \n\tlinux-kernel@vger.kernel.org, marek.vasut@gmail.com, robh+dt@kernel.org, \n\tlinux-mtd@lists.infradead.org, ezequiel.garcia@free-electrons.com,\n\tcyrille.pitchen@wedev4u.fr, computersforpeace@gmail.com,\n\tdwmw2@infradead.org","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Sender":"\"linux-mtd\" <linux-mtd-bounces@lists.infradead.org>","Errors-To":"linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org"}},{"id":1776173,"web_url":"http://patchwork.ozlabs.org/comment/1776173/","msgid":"<20170927111547.3536eb2b@xps13>","list_archive_url":null,"date":"2017-09-27T09:15:47","subject":"Re: [PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to\n\tARMADA370 variants.","submitter":{"id":71917,"url":"http://patchwork.ozlabs.org/api/people/71917/","name":"Miquel Raynal","email":"miquel.raynal@free-electrons.com"},"content":"On Wed, 27 Sep 2017 08:53:18 +0200\nMiquel RAYNAL <miquel.raynal@free-electrons.com> wrote:\n\n> Hello Kalyan,\n> \n> On Wed, 27 Sep 2017 13:55:16 +1300\n> Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz> wrote:\n> \n> > When the arbitration between NOR and NAND flash is enabled\n> > the <FORCE_CSX> field bit[21] in the Data Flash Control Register\n> > needs to be set to 1 according to guidleine GL-5830741.\n\nI forgot to ask you what is this guideline ? Is this a Marvell\ndocument ? I could not find it. The functional spec clearly states:\n\"When NOR/NAND hardware arbiter enabled, this bit must be set\" but as\nyou mention it in the commit log and in the code it is worth knowing\nwhat your are referring to.\n\nAlso, could you test if this bit introduces a regression or a speed\npenalty when using for instance only one NAND chip (so not using\nthe arbiter even if it is enabled) ?\n\nTo do so you may use the flash_speed tool from the mtd-utils package:\nhttp://lists.infradead.org/pipermail/linux-mtd/2017-August/076477.html\n\nThank you,\nMiquèl\n\n> > \n> > This commit sets the FORCE_CSX bit to 1 for all\n> > ARMADA370 variants as the arbitration is always enabled by\n> > default.  \n> \n> Maybe you could mention here that this does not apply for pxa3xx\n> variant as this bit does not exist/is reserved on the NFCv1.\n> \n> > \n> > Signed-off-by: Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz>\n> > ---\n> >  drivers/mtd/nand/pxa3xx_nand.c | 7 +++++++\n> >  1 file changed, 7 insertions(+)\n> > \n> > diff --git a/drivers/mtd/nand/pxa3xx_nand.c\n> > b/drivers/mtd/nand/pxa3xx_nand.c index 85cff68643e0..b2753eea567c\n> > 100644 --- a/drivers/mtd/nand/pxa3xx_nand.c\n> > +++ b/drivers/mtd/nand/pxa3xx_nand.c\n> > @@ -68,6 +68,7 @@\n> >  #define NDCR_PAGE_SZ\t\t(0x1 << 24)\n> >  #define NDCR_NCSX\t\t(0x1 << 23)\n> >  #define NDCR_ND_MODE\t\t(0x3 << 21)\n> > +#define NDCR_FORCE_CSX\t\t(0x1 << 21)\n> >  #define NDCR_NAND_MODE   \t(0x0)  \n> \n> The three lines above seems to have the same purpose.\n> I had a look to the specs (pxa/370/375/xp/380/390), and I could\n> not find any reference to a valid bit 22 in NDCR (it is always\n> reserved). Maybe you could delete NDCR_ND_MODE and\n> NDCR_NAND_MODE then ?\n> \n> >  #define NDCR_CLR_PG_CNT\t\t(0x1 << 20)\n> >  #define NFCV1_NDCR_ARB_CNTL\t(0x1 << 19)\n> > @@ -1464,6 +1465,9 @@ static int pxa3xx_nand_config_ident(struct\n> > pxa3xx_nand_info *info) info->chunk_size = PAGE_CHUNK_SIZE;\n> >  \tinfo->reg_ndcr = 0x0; /* enable all interrupts */\n> >  \tinfo->reg_ndcr |= (pdata->enable_arbiter) ?\n> > NDCR_ND_ARB_EN : 0;\n> > +\t/* Set FORCE_CSX bit for all ARMADAGL-5830741370 Variants.\n> > Ref#: GL-5830741*/  \n> \n> You miss a space between \"GL-5830741\" and \"*/\".\n> \n> > +\tif (info->variant == PXA3XX_NAND_VARIANT_ARMADA370)\n> > +\t\tinfo->reg_ndcr |= NDCR_FORCE_CSX;\n> >  \tinfo->reg_ndcr |= NDCR_RD_ID_CNT(READ_ID_BYTES);\n> >  \tinfo->reg_ndcr |= NDCR_SPARE_EN;\n> >  \n> > @@ -1498,6 +1502,9 @@ static void pxa3xx_nand_detect_config(struct\n> > pxa3xx_nand_info *info) info->reg_ndcr = ndcr &\n> >  \t\t~(NDCR_INT_MASK | NDCR_ND_ARB_EN |\n> > NFCV1_NDCR_ARB_CNTL); info->reg_ndcr |= (pdata->enable_arbiter) ?\n> > NDCR_ND_ARB_EN : 0;\n> > +\t/* Set FORCE_CSX bit for all ARMADA370 Variants. Ref#:\n> > GL-5830741*/  \n> \n> Same here.\n> \n> > +\tif (info->variant == PXA3XX_NAND_VARIANT_ARMADA370)\n> > +\t\tinfo->reg_ndcr |= NDCR_FORCE_CSX;\n> >  \tinfo->ndtr0cs0 = nand_readl(info, NDTR0CS0);\n> >  \tinfo->ndtr1cs0 = nand_readl(info, NDTR1CS0);\n> >  }  \n> \n> \n> Thanks,\n> Miquèl\n>","headers":{"Return-Path":"<linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org; spf=none (mailfrom)\n\tsmtp.mailfrom=lists.infradead.org (client-ip=65.50.211.133;\n\thelo=bombadil.infradead.org;\n\tenvelope-from=linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org header.b=\"glOiNK0V\"; \n\tdkim-atps=neutral"],"Received":["from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y2ByY47lbz9tXp\n\tfor <incoming@patchwork.ozlabs.org>;\n\tWed, 27 Sep 2017 19:16:21 +1000 (AEST)","from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dx8Rx-0004ze-8s; Wed, 27 Sep 2017 09:16:13 +0000","from mail.free-electrons.com ([62.4.15.54])\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dx8Rt-0004ZO-8s\n\tfor linux-mtd@lists.infradead.org; Wed, 27 Sep 2017 09:16:12 +0000","by mail.free-electrons.com (Postfix, from userid 110)\n\tid C87AF208C5; Wed, 27 Sep 2017 11:15:47 +0200 (CEST)","from xps13 (LStLambert-657-1-97-87.w90-63.abo.wanadoo.fr\n\t[90.63.216.87])\n\tby mail.free-electrons.com (Postfix) with ESMTPSA id 5E2EF208B6;\n\tWed, 27 Sep 2017 11:15:47 +0200 (CEST)"],"DKIM-Signature":"v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post:\n\tList-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:\n\tMessage-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description:\n\tResent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:\n\tList-Owner; bh=Wu0wb/5h5ZM3ViRctPmCnellGi/FLq+c5C1pQ5ntqfM=;\n\tb=glOiNK0VRfx5Lf\n\tzA539bPGkUErblkf7A53ZM0MUjoOpgh1rfKGQEco0QOeGoczKIVGtFF/MDvMq03mgyI1XD1exQvmK\n\tjYUIJ6l70T3SeRySa6sOW6Mev7DazOx5im6fE79Wi9c2tjJ8FFoUWIN3Mi78Ekvfj+UaMZc3uuPp6\n\tUaENnZ9JSdNkUkzJAGJvKuWCGcRMf3MzwNPY2L/n0jKsfGxXbJ4tnwK7Ui45LvQY4OtytD2mk6EII\n\t+yC7Rw7jNIuedpkPjG2r00uXrdq1Me6gduEI5Ok67gPtBcx+oIFGMlnL88PzHxLDjgUHeM3pjymmT\n\tkasiOVcxI4hWSNGS4i5g==;","X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on\n\tmail.free-electrons.com","X-Spam-Level":"","X-Spam-Status":"No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT\n\tshortcircuit=ham autolearn=disabled version=3.4.0","Date":"Wed, 27 Sep 2017 11:15:47 +0200","From":"Miquel RAYNAL <miquel.raynal@free-electrons.com>","To":"Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz>","Subject":"Re: [PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to\n\tARMADA370 variants.","Message-ID":"<20170927111547.3536eb2b@xps13>","In-Reply-To":"<20170927085318.0670a849@xps13>","References":"<20170927005516.28374-1-kalyan.kinthada@alliedtelesis.co.nz>\n\t<20170927005516.28374-2-kalyan.kinthada@alliedtelesis.co.nz>\n\t<20170927085318.0670a849@xps13>","Organization":"Free Electrons","X-Mailer":"Claws Mail 3.14.1 (GTK+ 2.24.31; x86_64-pc-linux-gnu)","MIME-Version":"1.0","X-CRM114-Version":"20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ","X-CRM114-CacheID":"sfid-20170927_021609_686783_BC491BAA ","X-CRM114-Status":"GOOD (  22.05  )","X-Spam-Score":"-1.9 (-)","X-Spam-Report":"SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details:   (-1.9 points)\n\tpts rule name              description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-0.0 SPF_PASS               SPF: sender matches SPF record\n\t-0.0 RP_MATCHES_RCVD Envelope sender domain matches handover relay\n\tdomain\n\t-1.9 BAYES_00               BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]","X-BeenThere":"linux-mtd@lists.infradead.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"Linux MTD discussion mailing list <linux-mtd.lists.infradead.org>","List-Unsubscribe":"<http://lists.infradead.org/mailman/options/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=unsubscribe>","List-Archive":"<http://lists.infradead.org/pipermail/linux-mtd/>","List-Post":"<mailto:linux-mtd@lists.infradead.org>","List-Help":"<mailto:linux-mtd-request@lists.infradead.org?subject=help>","List-Subscribe":"<http://lists.infradead.org/mailman/listinfo/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=subscribe>","Cc":"mark.rutland@arm.com, boris.brezillon@free-electrons.com,\n\tdevicetree@vger.kernel.org, richard@nod.at,\n\tchris.packham@alliedtelesis.co.nz, \n\tlinux-kernel@vger.kernel.org, marek.vasut@gmail.com, robh+dt@kernel.org, \n\tlinux-mtd@lists.infradead.org, ezequiel.garcia@free-electrons.com,\n\tcyrille.pitchen@wedev4u.fr, computersforpeace@gmail.com,\n\tdwmw2@infradead.org","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Sender":"\"linux-mtd\" <linux-mtd-bounces@lists.infradead.org>","Errors-To":"linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org"}},{"id":1776647,"web_url":"http://patchwork.ozlabs.org/comment/1776647/","msgid":"<d78bb3d3d1ec4db287496170164f8133@svr-chch-ex1.atlnz.lc>","list_archive_url":null,"date":"2017-09-27T21:53:39","subject":"Re: [PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to ARMADA370\n\tvariants.","submitter":{"id":27499,"url":"http://patchwork.ozlabs.org/api/people/27499/","name":"Chris Packham","email":"chris.packham@alliedtelesis.co.nz"},"content":"Hi Miquel,\n\nOn 27/09/17 22:16, Miquel RAYNAL wrote:\n> On Wed, 27 Sep 2017 08:53:18 +0200\n> Miquel RAYNAL <miquel.raynal@free-electrons.com> wrote:\n> \n>> Hello Kalyan,\n>>\n>> On Wed, 27 Sep 2017 13:55:16 +1300\n>> Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz> wrote:\n>>\n>>> When the arbitration between NOR and NAND flash is enabled\n>>> the <FORCE_CSX> field bit[21] in the Data Flash Control Register\n>>> needs to be set to 1 according to guidleine GL-5830741.\n> \n> I forgot to ask you what is this guideline ? Is this a Marvell\n> document ? I could not find it. The functional spec clearly states:\n> \"When NOR/NAND hardware arbiter enabled, this bit must be set\" but as\n> you mention it in the commit log and in the code it is worth knowing\n> what your are referring to.\n\nThe guideline number is from a Marvell Errata document MV-S501377-00, \nalthough this specific change is a guideline not an erratum. You'll need \naccess to Marvell's extranet (with appropriate NDAs etc) to retrieve it. \nWe can mention the document reference in the commit message for v3.\n\n> Also, could you test if this bit introduces a regression or a speed\n> penalty when using for instance only one NAND chip (so not using\n> the arbiter even if it is enabled) ?\n> \n> To do so you may use the flash_speed tool from the mtd-utils package:\n> http://lists.infradead.org/pipermail/linux-mtd/2017-August/076477.html\n\nWe haven't run flash_speed (yet) but anecdotally we've seen no \nnoticeable performance difference.\n\n> \n> Thank you,\n> Miquèl\n> \n>>>\n>>> This commit sets the FORCE_CSX bit to 1 for all\n>>> ARMADA370 variants as the arbitration is always enabled by\n>>> default.\n>>\n>> Maybe you could mention here that this does not apply for pxa3xx\n>> variant as this bit does not exist/is reserved on the NFCv1.\n>>\n>>>\n>>> Signed-off-by: Kalyan Kinthada <kalyan.kinthada@alliedtelesis.co.nz>\n>>> ---\n>>>   drivers/mtd/nand/pxa3xx_nand.c | 7 +++++++\n>>>   1 file changed, 7 insertions(+)\n>>>\n>>> diff --git a/drivers/mtd/nand/pxa3xx_nand.c\n>>> b/drivers/mtd/nand/pxa3xx_nand.c index 85cff68643e0..b2753eea567c\n>>> 100644 --- a/drivers/mtd/nand/pxa3xx_nand.c\n>>> +++ b/drivers/mtd/nand/pxa3xx_nand.c\n>>> @@ -68,6 +68,7 @@\n>>>   #define NDCR_PAGE_SZ\t\t(0x1 << 24)\n>>>   #define NDCR_NCSX\t\t(0x1 << 23)\n>>>   #define NDCR_ND_MODE\t\t(0x3 << 21)\n>>> +#define NDCR_FORCE_CSX\t\t(0x1 << 21)\n>>>   #define NDCR_NAND_MODE   \t(0x0)\n>>\n>> The three lines above seems to have the same purpose.\n>> I had a look to the specs (pxa/370/375/xp/380/390), and I could\n>> not find any reference to a valid bit 22 in NDCR (it is always\n>> reserved). Maybe you could delete NDCR_ND_MODE and\n>> NDCR_NAND_MODE then ?\n>>\n>>>   #define NDCR_CLR_PG_CNT\t\t(0x1 << 20)\n>>>   #define NFCV1_NDCR_ARB_CNTL\t(0x1 << 19)\n>>> @@ -1464,6 +1465,9 @@ static int pxa3xx_nand_config_ident(struct\n>>> pxa3xx_nand_info *info) info->chunk_size = PAGE_CHUNK_SIZE;\n>>>   \tinfo->reg_ndcr = 0x0; /* enable all interrupts */\n>>>   \tinfo->reg_ndcr |= (pdata->enable_arbiter) ?\n>>> NDCR_ND_ARB_EN : 0;\n>>> +\t/* Set FORCE_CSX bit for all ARMADAGL-5830741370 Variants.\n>>> Ref#: GL-5830741*/\n>>\n>> You miss a space between \"GL-5830741\" and \"*/\".\n>>\n>>> +\tif (info->variant == PXA3XX_NAND_VARIANT_ARMADA370)\n>>> +\t\tinfo->reg_ndcr |= NDCR_FORCE_CSX;\n>>>   \tinfo->reg_ndcr |= NDCR_RD_ID_CNT(READ_ID_BYTES);\n>>>   \tinfo->reg_ndcr |= NDCR_SPARE_EN;\n>>>   \n>>> @@ -1498,6 +1502,9 @@ static void pxa3xx_nand_detect_config(struct\n>>> pxa3xx_nand_info *info) info->reg_ndcr = ndcr &\n>>>   \t\t~(NDCR_INT_MASK | NDCR_ND_ARB_EN |\n>>> NFCV1_NDCR_ARB_CNTL); info->reg_ndcr |= (pdata->enable_arbiter) ?\n>>> NDCR_ND_ARB_EN : 0;\n>>> +\t/* Set FORCE_CSX bit for all ARMADA370 Variants. Ref#:\n>>> GL-5830741*/\n>>\n>> Same here.\n>>\n>>> +\tif (info->variant == PXA3XX_NAND_VARIANT_ARMADA370)\n>>> +\t\tinfo->reg_ndcr |= NDCR_FORCE_CSX;\n>>>   \tinfo->ndtr0cs0 = nand_readl(info, NDTR0CS0);\n>>>   \tinfo->ndtr1cs0 = nand_readl(info, NDTR1CS0);\n>>>   }\n>>\n>>\n>> Thanks,\n>> Miquèl\n>>\n> \n> \n>","headers":{"Return-Path":"<linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org; spf=none (mailfrom)\n\tsmtp.mailfrom=lists.infradead.org (client-ip=65.50.211.133;\n\thelo=bombadil.infradead.org;\n\tenvelope-from=linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org header.b=\"npLuBbd3\"; \n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=alliedtelesis.co.nz\n\theader.i=@alliedtelesis.co.nz header.b=\"Y90ZdihW\"; \n\tdkim-atps=neutral"],"Received":["from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y2WnH1QTlz9t67\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu, 28 Sep 2017 07:54:27 +1000 (AEST)","from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dxKHc-0006C2-NP; Wed, 27 Sep 2017 21:54:20 +0000","from gate2.alliedtelesis.co.nz ([202.36.163.20])\n\tby bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux))\n\tid 1dxKHY-0005xz-6c\n\tfor linux-mtd@lists.infradead.org; Wed, 27 Sep 2017 21:54:18 +0000","from mmarshal3.atlnz.lc (mmarshal3.atlnz.lc [10.32.18.43])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (Client did not present a certificate)\n\tby gate2.alliedtelesis.co.nz (Postfix) with ESMTPS id 88CCD806A8;\n\tThu, 28 Sep 2017 10:53:40 +1300 (NZDT)","from svr-chch-ex1.atlnz.lc (Not Verified[10.32.16.77]) by\n\tmmarshal3.atlnz.lc with Trustwave SEG (v7, 5, 8, 10121)\n\tid <B59cc1de40000>; Thu, 28 Sep 2017 10:53:40 +1300","from svr-chch-ex1.atlnz.lc (2001:df5:b000:bc8:409d:36f5:8899:92e8)\n\tby svr-chch-ex1.atlnz.lc (2001:df5:b000:bc8:409d:36f5:8899:92e8)\n\twith Microsoft SMTP Server (TLS) id 15.0.1156.6;\n\tThu, 28 Sep 2017 10:53:40 +1300","from svr-chch-ex1.atlnz.lc ([fe80::409d:36f5:8899:92e8]) by\n\tsvr-chch-ex1.atlnz.lc ([fe80::409d:36f5:8899:92e8%12]) with mapi id\n\t15.00.1156.000; Thu, 28 Sep 2017 10:53:40 +1300"],"DKIM-Signature":["v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post:\n\tList-Archive:List-Unsubscribe:List-Id:MIME-Version:References:Message-ID:Date\n\t:Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date:\n\tResent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:\n\tList-Owner; bh=3l0cg97I4rU3xReFUQCddLHKO5BwA1bH3d+mvnaZjk8=;\n\tb=npLuBbd3tgjSMs\n\ttts+tWEDB7tCZT0BBAcbLjAzL4bSj5kYR/q6BQKwtthZRro0sjdKzZjODHbLzetDyeleEerZiobk9\n\tNy8lC7hYsTtFrB3pwl4CTavWUb3zzQskZnyePYUh1r39fYwPSa+UNMPtWR6Yoh21cz2MVirwnIsGj\n\twOI7ztpptDLAoGTfKcZ0cVUv+PKyX8pN5qs1nNVMzPpZyp3unpzaC+Cfw6g/9buTj2wF/du5m3Kb1\n\tpklGKyJ50HUIYtXzINd9A2ys73Okzqx1yN4DBz4sf8EornxaxVKYMd7vLK5P88NZhl2MY2w4goZYv\n\txVyS7whLF9uYEOq2NbMg==;","v=1; a=rsa-sha256; c=relaxed/relaxed; d=alliedtelesis.co.nz; \n\ts=mail; t=1506549220;\n\tbh=TF1eDMQ6XcONFT1uTAYs8ceGlGf7kERWq5DH7d1pGMY=;\n\th=From:To:CC:Subject:Date:References;\n\tb=Y90ZdihW5aTpwaWRXGptVcX8nd5jm8Qd4su/cQSk210k/VAqA3IYcjPygY91CJJZ2\n\tNcRn7SO4HmzuFwwl6aBOrwS6IkkYV3NqkWVhgNhG7pysv6QPr1Cnz/9lKXgVuocLNB\n\tYJ3c5HemBt5jphAytAB+VdlLewKK6ipuKmKzZcpM="],"From":"Chris Packham <Chris.Packham@alliedtelesis.co.nz>","To":"Miquel RAYNAL <miquel.raynal@free-electrons.com>, Kalyan Kinthada\n\t<Kalyan.Kinthada@alliedtelesis.co.nz>","Subject":"Re: [PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to ARMADA370\n\tvariants.","Thread-Topic":"[PATCH v2 1/1] mtd: nand: pxa3xx: Set FORCE_CSX bit to\n\tARMADA370 variants.","Thread-Index":"AQHTNytLUtKhATKjOUqNtrev7jsPFQ==","Date":"Wed, 27 Sep 2017 21:53:39 +0000","Message-ID":"<d78bb3d3d1ec4db287496170164f8133@svr-chch-ex1.atlnz.lc>","References":"<20170927005516.28374-1-kalyan.kinthada@alliedtelesis.co.nz>\n\t<20170927005516.28374-2-kalyan.kinthada@alliedtelesis.co.nz>\n\t<20170927085318.0670a849@xps13> <20170927111547.3536eb2b@xps13>","Accept-Language":"en-NZ, en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","x-ms-exchange-transport-fromentityheader":"Hosted","x-originating-ip":"[10.32.1.10]","MIME-Version":"1.0","X-CRM114-Version":"20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ","X-CRM114-CacheID":"sfid-20170927_145416_615758_491BF42B ","X-CRM114-Status":"GOOD (  16.29  )","X-Spam-Score":"-2.0 (--)","X-Spam-Report":"SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details:   (-2.0 points)\n\tpts rule name              description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-0.0 SPF_PASS               SPF: sender matches SPF record\n\t-0.0 RP_MATCHES_RCVD Envelope sender domain matches handover relay\n\tdomain\n\t-0.0 SPF_HELO_PASS          SPF: HELO matches SPF record\n\t-1.9 BAYES_00               BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]\n\t-0.1 DKIM_VALID Message has at least one valid DKIM or DK signature\n\t0.1 DKIM_SIGNED            Message has a DKIM or DK signature,\n\tnot necessarily valid\n\t-0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from\n\tauthor's domain","X-BeenThere":"linux-mtd@lists.infradead.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"Linux MTD discussion mailing list <linux-mtd.lists.infradead.org>","List-Unsubscribe":"<http://lists.infradead.org/mailman/options/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=unsubscribe>","List-Archive":"<http://lists.infradead.org/pipermail/linux-mtd/>","List-Post":"<mailto:linux-mtd@lists.infradead.org>","List-Help":"<mailto:linux-mtd-request@lists.infradead.org?subject=help>","List-Subscribe":"<http://lists.infradead.org/mailman/listinfo/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=subscribe>","Cc":"\"mark.rutland@arm.com\" <mark.rutland@arm.com>,\n\t\"boris.brezillon@free-electrons.com\"\n\t<boris.brezillon@free-electrons.com>, \n\t\"devicetree@vger.kernel.org\" <devicetree@vger.kernel.org>,\n\t\"richard@nod.at\" <richard@nod.at>,\n\t\"linux-kernel@vger.kernel.org\" <linux-kernel@vger.kernel.org>,\n\t\"marek.vasut@gmail.com\" <marek.vasut@gmail.com>,\n\t\"robh+dt@kernel.org\" <robh+dt@kernel.org>,\n\t\"linux-mtd@lists.infradead.org\" <linux-mtd@lists.infradead.org>,\n\t\"ezequiel.garcia@free-electrons.com\"\n\t<ezequiel.garcia@free-electrons.com>, \n\t\"cyrille.pitchen@wedev4u.fr\" <cyrille.pitchen@wedev4u.fr>,\n\t\"computersforpeace@gmail.com\" <computersforpeace@gmail.com>,\n\t\"dwmw2@infradead.org\" <dwmw2@infradead.org>","Content-Type":"text/plain; charset=\"iso-8859-1\"","Content-Transfer-Encoding":"quoted-printable","Sender":"\"linux-mtd\" <linux-mtd-bounces@lists.infradead.org>","Errors-To":"linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org"}}]