[{"id":1780276,"web_url":"http://patchwork.ozlabs.org/comment/1780276/","msgid":"<e03aefd1-81bb-10b0-f325-fdce7e60c7a6@amsat.org>","list_archive_url":null,"date":"2017-10-05T04:33:01","subject":"Re: [Qemu-devel] [Qemu-arm] [PATCH 20/20] nvic: Add missing code\n\tfor writing SHCSR.HARDFAULTPENDED bit","submitter":{"id":70924,"url":"http://patchwork.ozlabs.org/api/people/70924/","name":"Philippe Mathieu-Daudé","email":"f4bug@amsat.org"},"content":"On 09/22/2017 12:00 PM, Peter Maydell wrote:\n> When we added support for the new SHCSR bits in v8M in commit\n> 437d59c17e9 the code to support writing to the new HARDFAULTPENDED\n> bit was accidentally only added for non-secure writes; the\n> secure banked version of the bit should also be writable.\n> \n> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>\n> ---\n>  hw/intc/armv7m_nvic.c | 1 +\n>  1 file changed, 1 insertion(+)\n> \n> diff --git a/hw/intc/armv7m_nvic.c b/hw/intc/armv7m_nvic.c\n> index bd1d5d3..22d5e6e 100644\n> --- a/hw/intc/armv7m_nvic.c\n> +++ b/hw/intc/armv7m_nvic.c\n> @@ -1230,6 +1230,7 @@ static void nvic_writel(NVICState *s, uint32_t offset, uint32_t value,\n\n        if (attrs.secure) {\n\nif banked then arch is v8M,\n\n>              s->sec_vectors[ARMV7M_EXCP_BUS].enabled = (value & (1 << 17)) != 0;\n>              s->sec_vectors[ARMV7M_EXCP_USAGE].enabled =\n>                  (value & (1 << 18)) != 0;\n> +            s->sec_vectors[ARMV7M_EXCP_HARD].pending = (value & (1 << 21)) != 0;\n\ntherefore this bit is present.\n\nReviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>\n\n>              /* SecureFault not banked, but RAZ/WI to NS */\n>              s->vectors[ARMV7M_EXCP_SECURE].active = (value & (1 << 4)) != 0;\n>              s->vectors[ARMV7M_EXCP_SECURE].enabled = (value & (1 << 19)) != 0;\n>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"iYyuwxrE\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y70JV19zZz9t3k\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu,  5 Oct 2017 15:33:30 +1100 (AEDT)","from localhost ([::1]:37735 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1dzxqi-0006dT-AR\n\tfor incoming@patchwork.ozlabs.org; Thu, 05 Oct 2017 00:33:28 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:52779)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <philippe.mathieu.daude@gmail.com>)\n\tid 1dzxqO-0006dN-TM\n\tfor qemu-devel@nongnu.org; Thu, 05 Oct 2017 00:33:09 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <philippe.mathieu.daude@gmail.com>)\n\tid 1dzxqL-0005j5-QH\n\tfor qemu-devel@nongnu.org; Thu, 05 Oct 2017 00:33:08 -0400","from mail-qk0-x242.google.com ([2607:f8b0:400d:c09::242]:35910)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from <philippe.mathieu.daude@gmail.com>)\n\tid 1dzxqL-0005im-L3; Thu, 05 Oct 2017 00:33:05 -0400","by mail-qk0-x242.google.com with SMTP id z14so9325820qkg.3;\n\tWed, 04 Oct 2017 21:33:05 -0700 (PDT)","from [192.168.1.240] ([181.93.89.178])\n\tby smtp.gmail.com with ESMTPSA id\n\tu133sm10899354qka.92.2017.10.04.21.33.02\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tWed, 04 Oct 2017 21:33:04 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:subject:to:cc:references:from:openpgp:message-id:date\n\t:user-agent:mime-version:in-reply-to:content-language\n\t:content-transfer-encoding;\n\tbh=bhh+jf6ETm/ZSLqVDBBRizheoHkxbh3jrsdCqqS7qYI=;\n\tb=iYyuwxrEyizSHlx6C85IffS2rcxP8Qtrn/d3URXphSNcn2HdsfsruIhfYF4ApRo4lA\n\tKG4deQkY1wNzwQfyy7VQpdmUlDL0Hjl4kqAItfcNbyuZnjOEf66VkEJUPrAzSe+NurHc\n\tJUwAnjtG8GR5TcyAjNuTgPTEbzWyI8KbVWHgcPGUeuVDZ6o6Sh7tZ0JhM29F2CFcZ9c7\n\tLRSlvppJbu8svwxDSL314xTFtO/rflNRSm0xUEn1bRbPL2ejIHB4s0IhxnqOLUaLvBr1\n\ti4Z7nxCqV6NJx51WM+KyQTk55SIVPm69Nnzp36smbrXcwbPi1YcCps2prtAeeJuYy+8Q\n\tORLg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:subject:to:cc:references:from:openpgp\n\t:message-id:date:user-agent:mime-version:in-reply-to\n\t:content-language:content-transfer-encoding;\n\tbh=bhh+jf6ETm/ZSLqVDBBRizheoHkxbh3jrsdCqqS7qYI=;\n\tb=o6PKvg/unCIdthaiuiQ31py0P0UMP8YRsVvNXXjRSuEO9FrIZR49DMfEL3R4lCDJtg\n\tqFLpEGZ+nLh6+jofJOtHfjKSfO7IDu54rehSxS3JnctkS6/7N8n4SzBBIA2E2NQ1ZfUI\n\t9+xHwzvFVSjMe+P8EVM4gEUUMObhLiAk78h4cXQ4OeAtFV0q2IEd3iuzksyl3r2NVMhi\n\tiD8ZNUrpyEShOWsDSfdyIZ79j4kZK17TA9Lm6IJtkSrOXfRFNl3yfOHtx5mkc7UAqGNy\n\tmIsaOscF0l6atmBIhsSz7tn2eBzn6LsJAhLgk6EiHPDChvca22XykHUcqi1x7HVEINYp\n\tv5zw==","X-Gm-Message-State":"AMCzsaWCFGPDSOLbya/l2vO+nO06FaVqDFj8pJSkNo1jhPxQPKJVbuRC\n\tHfeHYEkUIJKCY9l4B6op74I=","X-Google-Smtp-Source":"AOwi7QAcQULeiCNiWcsXpnRYayyccAE4Mvi9Iq+qmtYRws2/j0JeUL1lXgQXJ/mfAPdyouoFxxt2hQ==","X-Received":"by 10.55.72.81 with SMTP id v78mr27904308qka.333.1507177985042; \n\tWed, 04 Oct 2017 21:33:05 -0700 (PDT)","To":"Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org,\n\tqemu-devel@nongnu.org","References":"<1506092407-26985-1-git-send-email-peter.maydell@linaro.org>\n\t<1506092407-26985-21-git-send-email-peter.maydell@linaro.org>","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <f4bug@amsat.org>","Openpgp":"id=FAABE75E12917221DCFD6BB2E3E32C2CDEADC0DE;\n\turl=http://pgp.mit.edu/pks/lookup?op=get&search=0xE3E32C2CDEADC0DE","Message-ID":"<e03aefd1-81bb-10b0-f325-fdce7e60c7a6@amsat.org>","Date":"Thu, 5 Oct 2017 01:33:01 -0300","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","MIME-Version":"1.0","In-Reply-To":"<1506092407-26985-21-git-send-email-peter.maydell@linaro.org>","Content-Type":"text/plain; charset=utf-8","Content-Language":"en-US","Content-Transfer-Encoding":"8bit","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400d:c09::242","Subject":"Re: [Qemu-devel] [Qemu-arm] [PATCH 20/20] nvic: Add missing code\n\tfor writing SHCSR.HARDFAULTPENDED bit","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"patches@linaro.org","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}},{"id":1780923,"web_url":"http://patchwork.ozlabs.org/comment/1780923/","msgid":"<2e3d42e9-a660-6a8a-067a-f31a93ad669a@linaro.org>","list_archive_url":null,"date":"2017-10-05T19:01:20","subject":"Re: [Qemu-devel] [PATCH 20/20] nvic: Add missing code for writing\n\tSHCSR.HARDFAULTPENDED bit","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"content":"On 09/22/2017 11:00 AM, Peter Maydell wrote:\n> When we added support for the new SHCSR bits in v8M in commit\n> 437d59c17e9 the code to support writing to the new HARDFAULTPENDED\n> bit was accidentally only added for non-secure writes; the\n> secure banked version of the bit should also be writable.\n> \n> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>\n> ---\n>  hw/intc/armv7m_nvic.c | 1 +\n>  1 file changed, 1 insertion(+)\n\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\n\n\nr~","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"VvYhBS1Q\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y7MZc0n2Pz9t32\n\tfor <incoming@patchwork.ozlabs.org>;\n\tFri,  6 Oct 2017 06:02:00 +1100 (AEDT)","from localhost ([::1]:41645 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1e0BPC-0006jX-6u\n\tfor incoming@patchwork.ozlabs.org; Thu, 05 Oct 2017 15:01:58 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:52158)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <richard.henderson@linaro.org>) id 1e0BOj-0006hc-Vb\n\tfor qemu-devel@nongnu.org; Thu, 05 Oct 2017 15:01:30 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <richard.henderson@linaro.org>) id 1e0BOe-0000iq-DW\n\tfor qemu-devel@nongnu.org; Thu, 05 Oct 2017 15:01:30 -0400","from mail-qt0-x231.google.com ([2607:f8b0:400d:c0d::231]:46559)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)\n\tid 1e0BOe-0000iV-7m\n\tfor qemu-devel@nongnu.org; Thu, 05 Oct 2017 15:01:24 -0400","by mail-qt0-x231.google.com with SMTP id 6so18207465qtw.3\n\tfor <qemu-devel@nongnu.org>; Thu, 05 Oct 2017 12:01:24 -0700 (PDT)","from bigtime.twiddle.net ([2606:a000:7a4a:b100::1b])\n\tby smtp.gmail.com with ESMTPSA id\n\tc74sm173708ywh.19.2017.10.05.12.01.22\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tThu, 05 Oct 2017 12:01:22 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=subject:to:cc:references:from:message-id:date:user-agent\n\t:mime-version:in-reply-to:content-language:content-transfer-encoding; \n\tbh=bXsvsNj9PHV8O045xIHiqTpoxQ6iQCA/yebyHE/gB7g=;\n\tb=VvYhBS1QnyaZt+DruxmFPSDvodABGgl9rtfPG7EFay5/dxB/jOwcZpSjew9JCrSW5w\n\tLSCtoZe562gkMNbGUE3fe7FtagR00O08w8eOWrI+fLk1ASbv1EqdtaPZdgnl/7LNvTtR\n\tEEUHqgh7wdsLkqqojBJ3YmIQyH0yt5AFL/d44=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:subject:to:cc:references:from:message-id:date\n\t:user-agent:mime-version:in-reply-to:content-language\n\t:content-transfer-encoding;\n\tbh=bXsvsNj9PHV8O045xIHiqTpoxQ6iQCA/yebyHE/gB7g=;\n\tb=OlFbYJ2fUr1VvhMv9BTTvKoDhNihDIrJM/BuRn4BMZ4sdWAespan/0G/njPz250Yg4\n\tPm+CH4Mdm8aUsw/rN7N6ZSf0oJ+PubKvttjMRfnjkmyMd0dbyByAxAlyTHeDxsEoV/vo\n\tSlTkA7UqvAAW/T2idqcySPmEUAi1aIuW3niV7mtbp8p566hZede6WXbxI4tqCX1Yg6Uq\n\tO9t8OnqO9WnZvcg2YMoLX6izA4ybfklOn1F2bTYtBwFkeLI20S/z0OTMoP5bJDiBz1Z5\n\tQkGJVL1RVPLlvn79P5aCiuax2kZAxzdbG3kTcVCqP/bb2EMZHznDy5ADVdFNjUoDEhsU\n\tjFpQ==","X-Gm-Message-State":"AMCzsaUnyYIlsWTbHUr0W0C74/72UOjpEYMUhf0+ZSDnfPLeBoxq1nyK\n\tCM26tvDn4OWWL4zhaokHZ2GHFw==","X-Google-Smtp-Source":"AOwi7QDleT6vQcCIyLks5+M4UiFA9FjRezibAINMX5xr6VST2zd5I3N4M4hrDUJutX74yU9lkQLj6w==","X-Received":"by 10.37.178.35 with SMTP id i35mr5400028ybj.175.1507230083567; \n\tThu, 05 Oct 2017 12:01:23 -0700 (PDT)","To":"Peter Maydell <peter.maydell@linaro.org>, qemu-arm@nongnu.org,\n\tqemu-devel@nongnu.org","References":"<1506092407-26985-1-git-send-email-peter.maydell@linaro.org>\n\t<1506092407-26985-21-git-send-email-peter.maydell@linaro.org>","From":"Richard Henderson <richard.henderson@linaro.org>","Message-ID":"<2e3d42e9-a660-6a8a-067a-f31a93ad669a@linaro.org>","Date":"Thu, 5 Oct 2017 15:01:20 -0400","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","MIME-Version":"1.0","In-Reply-To":"<1506092407-26985-21-git-send-email-peter.maydell@linaro.org>","Content-Type":"text/plain; charset=utf-8","Content-Language":"en-US","Content-Transfer-Encoding":"7bit","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400d:c0d::231","Subject":"Re: [Qemu-devel] [PATCH 20/20] nvic: Add missing code for writing\n\tSHCSR.HARDFAULTPENDED bit","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"patches@linaro.org","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}}]