[{"id":1770568,"web_url":"http://patchwork.ozlabs.org/comment/1770568/","msgid":"<20170918225552.GM10621@localhost.localdomain>","list_archive_url":null,"date":"2017-09-18T22:55:52","subject":"[Qemu-devel]  [RFC v1 0/2]  Add a valid_cpu_types property","submitter":{"id":195,"url":"http://patchwork.ozlabs.org/api/people/195/","name":"Eduardo Habkost","email":"ehabkost@redhat.com"},"content":"On Mon, Sep 18, 2017 at 06:57:19PM -0300, Philippe Mathieu-Daudé wrote:\n> add a property to restrict the CPU for SoCs once on machine creation and avoid\n> duplicate code in each board.\n> \n> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>\n\nThe valid_cpu_types approach implemented by Alistair is more\ngeneric:\n  Subject: [Qemu-devel] [RFC v1 0/2]  Add a valid_cpu_types property\n  Message-ID: <cover.1504656490.git.alistair.francis@xilinx.com>\n\nWith it, boards that don't support other CPUs just need to set\nvalid_cpu_types = { default_cpu_type }.\n\n> ---\n> Based-on: 1505318697-77161-6-git-send-email-imammedo@redhat.com\n> \n>  include/hw/boards.h |  3 +++\n>  vl.c                | 11 +++++++++++\n>  2 files changed, 14 insertions(+)\n> \n> diff --git a/include/hw/boards.h b/include/hw/boards.h\n> index 6b67adaef6..20dc0a0ab9 100644\n> --- a/include/hw/boards.h\n> +++ b/include/hw/boards.h\n> @@ -129,6 +129,8 @@ typedef struct {\n>   *    specifies default CPU_TYPE, which will be used for parsing target\n>   *    specific features and for creating CPUs if CPU name wasn't provided\n>   *    explicitly at CLI\n> + * @is_system_on_chip:\n> + *    If true, board does not support other CPUs than default_cpu_type.\n>   * @minimum_page_bits:\n>   *    If non-zero, the board promises never to create a CPU with a page size\n>   *    smaller than this, so QEMU can use a more efficient larger page\n> @@ -182,6 +184,7 @@ struct MachineClass {\n>      const char *hw_version;\n>      ram_addr_t default_ram_size;\n>      const char *default_cpu_type;\n> +    bool is_system_on_chip;\n>      bool option_rom_has_mr;\n>      bool rom_file_has_mr;\n>      int minimum_page_bits;\n> diff --git a/vl.c b/vl.c\n> index fb6a700e55..6e59ffa856 100644\n> --- a/vl.c\n> +++ b/vl.c\n> @@ -4717,10 +4717,21 @@ int main(int argc, char **argv, char **envp)\n>      current_machine->cpu_model = cpu_model;\n>  \n>  \n> +    if (machine_class->is_system_on_chip && !machine_class->default_cpu_type) {\n> +        error_report(\"System-on-Chip must have a default CPU type\");\n> +        exit(1);\n> +    }\n>      /* parse features once if machine provides default cpu_type */\n>      if (machine_class->default_cpu_type) {\n>          current_machine->cpu_type = machine_class->default_cpu_type;\n>          if (cpu_model) {\n> +            if (machine_class->is_system_on_chip) {\n> +                if (strcmp(cpu_model, machine_class->default_cpu_type) != 0) {\n> +                    error_report(\"This board can only be used with CPU %s\",\n> +                                 machine_class->default_cpu_type);\n> +                    exit(1);\n> +                }\n> +            }\n>              current_machine->cpu_type =\n>                  cpu_parse_cpu_model(machine_class->default_cpu_type, cpu_model);\n>          }\n> -- \n> 2.14.1\n>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ext-mx08.extmail.prod.ext.phx2.redhat.com;\n\tdmarc=none (p=none dis=none) header.from=redhat.com","ext-mx08.extmail.prod.ext.phx2.redhat.com;\n\tspf=fail smtp.mailfrom=ehabkost@redhat.com"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xx1b73SjFz9s7M\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 19 Sep 2017 08:56:33 +1000 (AEST)","from localhost ([::1]:39231 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1du4xq-0001Cz-BR\n\tfor incoming@patchwork.ozlabs.org; Mon, 18 Sep 2017 18:56:30 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:44132)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <ehabkost@redhat.com>) id 1du4xR-0001Bk-95\n\tfor qemu-devel@nongnu.org; Mon, 18 Sep 2017 18:56:11 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <ehabkost@redhat.com>) id 1du4xK-0004JP-Ue\n\tfor qemu-devel@nongnu.org; Mon, 18 Sep 2017 18:56:05 -0400","from mx1.redhat.com ([209.132.183.28]:51580)\n\tby eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)\n\t(Exim 4.71) (envelope-from <ehabkost@redhat.com>) id 1du4xK-0004Ik-J5\n\tfor qemu-devel@nongnu.org; Mon, 18 Sep 2017 18:55:58 -0400","from smtp.corp.redhat.com\n\t(int-mx04.intmail.prod.int.phx2.redhat.com [10.5.11.14])\n\t(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby mx1.redhat.com (Postfix) with ESMTPS id 26B8AC0587C6;\n\tMon, 18 Sep 2017 22:55:57 +0000 (UTC)","from localhost (ovpn-116-23.gru2.redhat.com [10.97.116.23])\n\tby smtp.corp.redhat.com (Postfix) with ESMTP id 8A4BC5D980;\n\tMon, 18 Sep 2017 22:55:54 +0000 (UTC)"],"DMARC-Filter":"OpenDMARC Filter v1.3.2 mx1.redhat.com 26B8AC0587C6","Date":"Mon, 18 Sep 2017 19:55:52 -0300","From":"Eduardo Habkost <ehabkost@redhat.com>","To":"Philippe =?iso-8859-1?q?Mathieu-Daud=E9?= <f4bug@amsat.org>","Message-ID":"<20170918225552.GM10621@localhost.localdomain>","References":"<20170918215719.16415-1-f4bug@amsat.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=iso-8859-1","Content-Disposition":"inline","In-Reply-To":"<20170918215719.16415-1-f4bug@amsat.org>","X-Fnord":"you can see the fnord","User-Agent":"Mutt/1.8.3 (2017-05-23)","X-Scanned-By":"MIMEDefang 2.79 on 10.5.11.14","X-Greylist":"Sender IP whitelisted, not delayed by milter-greylist-4.5.16\n\t(mx1.redhat.com [10.5.110.32]);\n\tMon, 18 Sep 2017 22:55:57 +0000 (UTC)","Content-Transfer-Encoding":"quoted-printable","X-detected-operating-system":"by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]\n\t[fuzzy]","X-Received-From":"209.132.183.28","Subject":"[Qemu-devel]  [RFC v1 0/2]  Add a valid_cpu_types property","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org,\n\tAlistair Francis <alistair.francis@xilinx.com>,\n\tPaolo Bonzini <pbonzini@redhat.com>, marcel@redhat.com,\n\tIgor Mammedov <imammedo@redhat.com>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}},{"id":1770764,"web_url":"http://patchwork.ozlabs.org/comment/1770764/","msgid":"<CAFEAcA8wBR6R9FNgmg0YAPuVVxjj5Ls_xEoS1VZ8OdxjJK1mrA@mail.gmail.com>","list_archive_url":null,"date":"2017-09-19T09:03:39","subject":"Re: [Qemu-devel] [RFC PATCH] vl.c: add is_system_on_chip flag to\n\tforce board default cpu","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/people/5111/","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"content":"On 18 September 2017 at 22:57, Philippe Mathieu-Daudé <f4bug@amsat.org> wrote:\n> add a property to restrict the CPU for SoCs once on machine creation and avoid\n> duplicate code in each board.\n>\n> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>\n> ---\n> Based-on: 1505318697-77161-6-git-send-email-imammedo@redhat.com\n>\n>  include/hw/boards.h |  3 +++\n>  vl.c                | 11 +++++++++++\n>  2 files changed, 14 insertions(+)\n>\n> diff --git a/include/hw/boards.h b/include/hw/boards.h\n> index 6b67adaef6..20dc0a0ab9 100644\n> --- a/include/hw/boards.h\n> +++ b/include/hw/boards.h\n> @@ -129,6 +129,8 @@ typedef struct {\n>   *    specifies default CPU_TYPE, which will be used for parsing target\n>   *    specific features and for creating CPUs if CPU name wasn't provided\n>   *    explicitly at CLI\n> + * @is_system_on_chip:\n> + *    If true, board does not support other CPUs than default_cpu_type.\n\nBeing an SoC isn't the only reason a board might only support one\nCPU type (perhaps it just never existed with other than a single\nCPU soldered into it), so maybe a different name?\n\nthanks\n-- PMM","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"ejbvtBwR\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xxH4r1LGJz9sNw\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 19 Sep 2017 19:04:44 +1000 (AEST)","from localhost ([::1]:40885 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1duESQ-0005fl-CL\n\tfor incoming@patchwork.ozlabs.org; Tue, 19 Sep 2017 05:04:42 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:44643)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <peter.maydell@linaro.org>) id 1duERr-0005bv-H4\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 05:04:11 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <peter.maydell@linaro.org>) id 1duERl-0003Eb-Ja\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 05:04:07 -0400","from mail-wr0-x235.google.com ([2a00:1450:400c:c0c::235]:44571)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)\n\tid 1duERl-0003EF-Cg\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 05:04:01 -0400","by mail-wr0-x235.google.com with SMTP id v109so2476968wrc.1\n\tfor <qemu-devel@nongnu.org>; Tue, 19 Sep 2017 02:04:01 -0700 (PDT)","by 10.223.139.215 with HTTP; Tue, 19 Sep 2017 02:03:39 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=mime-version:in-reply-to:references:from:date:message-id:subject:to\n\t:cc:content-transfer-encoding;\n\tbh=fsUBwvx8vCB5fWLj8bJHiteRQX/jZNzyTWX5M8ar0yQ=;\n\tb=ejbvtBwRbbAfOTQK8beis4lJmGAUB2GSufJKFhty9Wykc4K2qlO753fWWDrWMgVOoz\n\t8a+lGM7ljpoWGLcgSzMJYIKYSSTYx6gpwfCaUnKmDyMESD5Hw79h4yOT5jVtakyosqba\n\tVa9glN2cZ+raJ13rb5CXVbZlEmsFUHcs8Hdo0=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:mime-version:in-reply-to:references:from:date\n\t:message-id:subject:to:cc:content-transfer-encoding;\n\tbh=fsUBwvx8vCB5fWLj8bJHiteRQX/jZNzyTWX5M8ar0yQ=;\n\tb=MREkzHQuBe81PxXWhTAkuVn4WtgbgFkIrvL4s9dvdQ+YWcXenu+fzahzdSFnTEPdsj\n\tbcAX1yk6Ty6XnvqeUFreOvECcX1h28f0P6O3GpkgrF54wxdRSqzdNkkjaAEPI9Dy1WG6\n\t2fOmDtHNgGzam9DCahSka6kEpAkY+k+xWPixCBQz6ssm6c863WdfDQEGGZ4uMhnZ7G47\n\tyUbu4kicDFGZCHcPGzlIXHTt8asEzpwfBzajx8hUPii5GICiTilwIy1xDAE7g1RT7tRX\n\tuoK7kiqCXYPW3slsYHnQpWkXdRl59lF9eZtAX8GL0tcEZQInt2GaU5KXIbu7LKEKgwQb\n\t5a9Q==","X-Gm-Message-State":"AHPjjUhnP8PS9uTuihjBrj6dO26evAeU6oUQKoYvUAVPOcCEFVWQApu0\n\tquMW+equibpUqhaRHXragPL3mtqJ1MV2J/6BGeN5CA==","X-Google-Smtp-Source":"AOwi7QCVoNnmv9aocjBOKuOon24FtVshQ/4GS0MWa6EZehoHtQZxywwU3DAS9bViUiM46Envg5sRihmqPySVBjq43Z8=","X-Received":"by 10.223.147.166 with SMTP id 35mr799462wrp.90.1505811840325;\n\tTue, 19 Sep 2017 02:04:00 -0700 (PDT)","MIME-Version":"1.0","In-Reply-To":"<20170918215719.16415-1-f4bug@amsat.org>","References":"<20170918215719.16415-1-f4bug@amsat.org>","From":"Peter Maydell <peter.maydell@linaro.org>","Date":"Tue, 19 Sep 2017 10:03:39 +0100","Message-ID":"<CAFEAcA8wBR6R9FNgmg0YAPuVVxjj5Ls_xEoS1VZ8OdxjJK1mrA@mail.gmail.com>","To":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <f4bug@amsat.org>","Content-Type":"text/plain; charset=\"UTF-8\"","Content-Transfer-Encoding":"quoted-printable","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2a00:1450:400c:c0c::235","Subject":"Re: [Qemu-devel] [RFC PATCH] vl.c: add is_system_on_chip flag to\n\tforce board default cpu","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"QEMU Developers <qemu-devel@nongnu.org>,\n\tIgor Mammedov <imammedo@redhat.com>,\n\tEduardo Habkost <ehabkost@redhat.com>, \n\tPaolo Bonzini <pbonzini@redhat.com>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}},{"id":1770803,"web_url":"http://patchwork.ozlabs.org/comment/1770803/","msgid":"<36b5e019-4f30-666b-7479-df8de0a6f936@amsat.org>","list_archive_url":null,"date":"2017-09-19T09:51:23","subject":"Re: [Qemu-devel] [RFC v1 0/2] Add a valid_cpu_types property","submitter":{"id":70924,"url":"http://patchwork.ozlabs.org/api/people/70924/","name":"Philippe Mathieu-Daudé","email":"f4bug@amsat.org"},"content":"On 09/18/2017 07:55 PM, Eduardo Habkost wrote:\n> On Mon, Sep 18, 2017 at 06:57:19PM -0300, Philippe Mathieu-Daudé wrote:\n>> add a property to restrict the CPU for SoCs once on machine creation and avoid\n>> duplicate code in each board.\n>>\n>> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>\n> \n> The valid_cpu_types approach implemented by Alistair is more\n> generic:\n>    Subject: [Qemu-devel] [RFC v1 0/2]  Add a valid_cpu_types property\n>    Message-ID: <cover.1504656490.git.alistair.francis@xilinx.com>\n> \n> With it, boards that don't support other CPUs just need to set\n> valid_cpu_types = { default_cpu_type }.\n\nOh thank for pointing this out, I missed his series.\n\nMany people waiting for Igor series to land ;)\n\nRegards,\n\nPhil.","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"J/26BLtD\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xxJBN1tT1z9s7B\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 19 Sep 2017 19:54:36 +1000 (AEST)","from localhost ([::1]:41083 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1duFEg-0001sC-65\n\tfor incoming@patchwork.ozlabs.org; Tue, 19 Sep 2017 05:54:34 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:32882)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <philippe.mathieu.daude@gmail.com>)\n\tid 1duFBi-0008H3-LN\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 05:51:31 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <philippe.mathieu.daude@gmail.com>)\n\tid 1duFBf-0005Wk-IZ\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 05:51:30 -0400","from mail-qk0-x242.google.com ([2607:f8b0:400d:c09::242]:38383)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from <philippe.mathieu.daude@gmail.com>)\n\tid 1duFBf-0005Wa-FF\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 05:51:27 -0400","by mail-qk0-x242.google.com with SMTP id c69so1913412qke.5\n\tfor <qemu-devel@nongnu.org>; Tue, 19 Sep 2017 02:51:27 -0700 (PDT)","from [192.168.1.10] ([181.93.89.178])\n\tby smtp.gmail.com with ESMTPSA id\n\tu133sm6403997qka.92.2017.09.19.02.51.24\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tTue, 19 Sep 2017 02:51:26 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:subject:to:cc:references:from:message-id:date:user-agent\n\t:mime-version:in-reply-to:content-language:content-transfer-encoding; \n\tbh=XhC9y2abv7YhKpjkl3bxgfTEHUdn6lte0WnGIAfGmDM=;\n\tb=J/26BLtDag4NIOJioHEN0U+N4BE4A8P/qnbxwngTcndPMlFr3EnksdnISeHtMfqal1\n\tnVPEUvEfgTdoLiaHKmLgz43MG49bAcsJAuZ8vEHmYLeK24eTlrm8eOEJfUR2MfYCqBqk\n\tprsyQrQVSc/gcUpPhEVSL4emuZu9O5JL0yZ2+2zkHnshA1q8a1LVAZnZZFBPB4ZdKYQ2\n\taPiWKddmp9QdJgbcMbLfyvFEmwQfc2ICXUBMvzs9+pALtMZSda/jMXYieSMnrQlVRbek\n\twrNrsf6E9Sk3K2BoWwR8/Mp5kqz3zNSnuXgT8nGtqZhOBNNbIXfFdeOQAqXSD3+4WfK+\n\tLzPA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:subject:to:cc:references:from:message-id\n\t:date:user-agent:mime-version:in-reply-to:content-language\n\t:content-transfer-encoding;\n\tbh=XhC9y2abv7YhKpjkl3bxgfTEHUdn6lte0WnGIAfGmDM=;\n\tb=Jvdc2VIViL1745R68+zuDl/jG3lz89lf2PRy2S9bq2E5MgZvh082ALc7n7nIOmayu5\n\t6K/b2wGGqKTFE8hMYXT/OdZVRj21wpCZkBeecn4ybFeTH4ErTHXXalRqse7DMD+Bq6gy\n\t45WjJIZHr4z0sbb9pVVoO6bEiFx2EA/yXGWbpioYPWGDZuJ35nLrobxtj1uQ7vGvqVEt\n\tktoM/g7Gecz5MvXBlSQuTD+FiO4sTdqasHInF2Sm4hwOHERIogkNP4M6TffGUH1UCUdh\n\tQu/jQ5UU41soiYB82EC1dflfJKJZHVrfeAQOmtgPXH0xaPNpKkKq5AkMOZgHgH/TI0Im\n\tgPpg==","X-Gm-Message-State":"AHPjjUhDzst2lUBD8+vTHTibZ6CRp1Blkv2nFmXPMM3HANoa8YyPvvyq\n\t36JrZpDilGSYiLReHiIFIBY=","X-Google-Smtp-Source":"AOwi7QDSXE+GSP/9e9FUpTUF+9iyPLStV2NaUN3EOs4sr5ky+2U2fJYwV+7Ooo9hcEX0iY32z0L9/w==","X-Received":"by 10.55.105.4 with SMTP id e4mr1108547qkc.40.1505814686919;\n\tTue, 19 Sep 2017 02:51:26 -0700 (PDT)","To":"Eduardo Habkost <ehabkost@redhat.com>","References":"<20170918215719.16415-1-f4bug@amsat.org>\n\t<20170918225552.GM10621@localhost.localdomain>","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <f4bug@amsat.org>","Message-ID":"<36b5e019-4f30-666b-7479-df8de0a6f936@amsat.org>","Date":"Tue, 19 Sep 2017 06:51:23 -0300","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","MIME-Version":"1.0","In-Reply-To":"<20170918225552.GM10621@localhost.localdomain>","Content-Type":"text/plain; charset=utf-8; format=flowed","Content-Language":"en-US","Content-Transfer-Encoding":"8bit","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400d:c09::242","Subject":"Re: [Qemu-devel] [RFC v1 0/2] Add a valid_cpu_types property","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org,\n\tAlistair Francis <alistair.francis@xilinx.com>,\n\tPaolo Bonzini <pbonzini@redhat.com>, marcel@redhat.com,\n\tIgor Mammedov <imammedo@redhat.com>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}},{"id":1770865,"web_url":"http://patchwork.ozlabs.org/comment/1770865/","msgid":"<20170919104259.GB3030@localhost.localdomain>","list_archive_url":null,"date":"2017-09-19T10:42:59","subject":"Re: [Qemu-devel] [RFC v1 0/2] Add a valid_cpu_types property","submitter":{"id":195,"url":"http://patchwork.ozlabs.org/api/people/195/","name":"Eduardo Habkost","email":"ehabkost@redhat.com"},"content":"On Tue, Sep 19, 2017 at 06:51:23AM -0300, Philippe Mathieu-Daudé wrote:\n> On 09/18/2017 07:55 PM, Eduardo Habkost wrote:\n> > On Mon, Sep 18, 2017 at 06:57:19PM -0300, Philippe Mathieu-Daudé wrote:\n> > > add a property to restrict the CPU for SoCs once on machine creation and avoid\n> > > duplicate code in each board.\n> > > \n> > > Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>\n> > \n> > The valid_cpu_types approach implemented by Alistair is more\n> > generic:\n> >    Subject: [Qemu-devel] [RFC v1 0/2]  Add a valid_cpu_types property\n> >    Message-ID: <cover.1504656490.git.alistair.francis@xilinx.com>\n> > \n> > With it, boards that don't support other CPUs just need to set\n> > valid_cpu_types = { default_cpu_type }.\n> \n> Oh thank for pointing this out, I missed his series.\n> \n> Many people waiting for Igor series to land ;)\n\nI plan to queue it today, and get a pull request out today or\ntomorrow.","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ext-mx10.extmail.prod.ext.phx2.redhat.com;\n\tdmarc=none (p=none dis=none) header.from=redhat.com","ext-mx10.extmail.prod.ext.phx2.redhat.com;\n\tspf=fail smtp.mailfrom=ehabkost@redhat.com"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xxKdT0JSYz9s7m\n\tfor <incoming@patchwork.ozlabs.org>;\n\tTue, 19 Sep 2017 20:59:41 +1000 (AEST)","from localhost ([::1]:41478 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1duGFf-0002sf-40\n\tfor incoming@patchwork.ozlabs.org; Tue, 19 Sep 2017 06:59:39 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:54519)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <ehabkost@redhat.com>) id 1duFzh-0006m4-TV\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 06:43:10 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <ehabkost@redhat.com>) id 1duFze-0006d4-QU\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 06:43:09 -0400","from mx1.redhat.com ([209.132.183.28]:41988)\n\tby eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)\n\t(Exim 4.71) (envelope-from <ehabkost@redhat.com>) id 1duFze-0006cl-L4\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 06:43:06 -0400","from smtp.corp.redhat.com\n\t(int-mx01.intmail.prod.int.phx2.redhat.com [10.5.11.11])\n\t(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby mx1.redhat.com (Postfix) with ESMTPS id 70C3A25BAC;\n\tTue, 19 Sep 2017 10:43:05 +0000 (UTC)","from localhost (ovpn-116-23.gru2.redhat.com [10.97.116.23])\n\tby smtp.corp.redhat.com (Postfix) with ESMTP id 9450A60466;\n\tTue, 19 Sep 2017 10:43:01 +0000 (UTC)"],"DMARC-Filter":"OpenDMARC Filter v1.3.2 mx1.redhat.com 70C3A25BAC","Date":"Tue, 19 Sep 2017 07:42:59 -0300","From":"Eduardo Habkost <ehabkost@redhat.com>","To":"Philippe =?iso-8859-1?q?Mathieu-Daud=E9?= <f4bug@amsat.org>","Message-ID":"<20170919104259.GB3030@localhost.localdomain>","References":"<20170918215719.16415-1-f4bug@amsat.org>\n\t<20170918225552.GM10621@localhost.localdomain>\n\t<36b5e019-4f30-666b-7479-df8de0a6f936@amsat.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=iso-8859-1","Content-Disposition":"inline","In-Reply-To":"<36b5e019-4f30-666b-7479-df8de0a6f936@amsat.org>","X-Fnord":"you can see the fnord","User-Agent":"Mutt/1.8.3 (2017-05-23)","X-Scanned-By":"MIMEDefang 2.79 on 10.5.11.11","X-Greylist":"Sender IP whitelisted, not delayed by milter-greylist-4.5.16\n\t(mx1.redhat.com [10.5.110.39]);\n\tTue, 19 Sep 2017 10:43:05 +0000 (UTC)","Content-Transfer-Encoding":"quoted-printable","X-detected-operating-system":"by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]\n\t[fuzzy]","X-Received-From":"209.132.183.28","Subject":"Re: [Qemu-devel] [RFC v1 0/2] Add a valid_cpu_types property","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"Peter Maydell <peter.maydell@linaro.org>, qemu-devel@nongnu.org,\n\tAlistair Francis <alistair.francis@xilinx.com>,\n\tPaolo Bonzini <pbonzini@redhat.com>, marcel@redhat.com,\n\tIgor Mammedov <imammedo@redhat.com>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}},{"id":1771272,"web_url":"http://patchwork.ozlabs.org/comment/1771272/","msgid":"<CAKmqyKNL_dFehZn5QAHSG0Q2cgNbNZGWsdHDcmQg4stBZ8H4Rw@mail.gmail.com>","list_archive_url":null,"date":"2017-09-19T18:16:29","subject":"Re: [Qemu-devel] [RFC PATCH] vl.c: add is_system_on_chip flag to\n\tforce board default cpu","submitter":{"id":64571,"url":"http://patchwork.ozlabs.org/api/people/64571/","name":"Alistair Francis","email":"alistair23@gmail.com"},"content":"On Tue, Sep 19, 2017 at 2:03 AM, Peter Maydell <peter.maydell@linaro.org> wrote:\n> On 18 September 2017 at 22:57, Philippe Mathieu-Daudé <f4bug@amsat.org> wrote:\n>> add a property to restrict the CPU for SoCs once on machine creation and avoid\n>> duplicate code in each board.\n>>\n>> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>\n>> ---\n>> Based-on: 1505318697-77161-6-git-send-email-imammedo@redhat.com\n>>\n>>  include/hw/boards.h |  3 +++\n>>  vl.c                | 11 +++++++++++\n>>  2 files changed, 14 insertions(+)\n>>\n>> diff --git a/include/hw/boards.h b/include/hw/boards.h\n>> index 6b67adaef6..20dc0a0ab9 100644\n>> --- a/include/hw/boards.h\n>> +++ b/include/hw/boards.h\n>> @@ -129,6 +129,8 @@ typedef struct {\n>>   *    specifies default CPU_TYPE, which will be used for parsing target\n>>   *    specific features and for creating CPUs if CPU name wasn't provided\n>>   *    explicitly at CLI\n>> + * @is_system_on_chip:\n>> + *    If true, board does not support other CPUs than default_cpu_type.\n>\n> Being an SoC isn't the only reason a board might only support one\n> CPU type (perhaps it just never existed with other than a single\n> CPU soldered into it), so maybe a different name?\n\nI don't think this makes a lot of sense. There are some SoCs that are\nbasically the same besides the CPU. I think a list of possible CPUs\nmakes more sense for machines. That way the list can be used for every\nmachine and not just machines with a single CPU. If your SoC only\nsupports one CPU then you only describe one, but if you want others\nyou can list others.\n\nThanks,\nAlistair\n\n>\n> thanks\n> -- PMM\n>","headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"sUqUPlmo\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xxWLr2xNyz9s7F\n\tfor <incoming@patchwork.ozlabs.org>;\n\tWed, 20 Sep 2017 04:17:39 +1000 (AEST)","from localhost ([::1]:44730 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1duN5V-0008Ex-32\n\tfor incoming@patchwork.ozlabs.org; Tue, 19 Sep 2017 14:17:37 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:46571)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <alistair23@gmail.com>) id 1duN4x-0008Cv-2t\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 14:17:03 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <alistair23@gmail.com>) id 1duN4v-0005El-Tc\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 14:17:03 -0400","from mail-wm0-x243.google.com ([2a00:1450:400c:c09::243]:37145)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from <alistair23@gmail.com>)\n\tid 1duN4v-0005Bh-N6\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 14:17:01 -0400","by mail-wm0-x243.google.com with SMTP id f4so369106wmh.4\n\tfor <qemu-devel@nongnu.org>; Tue, 19 Sep 2017 11:17:01 -0700 (PDT)","by 10.28.191.130 with HTTP; Tue, 19 Sep 2017 11:16:29 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=mime-version:in-reply-to:references:from:date:message-id:subject:to\n\t:cc:content-transfer-encoding;\n\tbh=zzTPTIyqf+IRMRYdYhOZQ7jnWcZiRnhC82n1EgKZKb4=;\n\tb=sUqUPlmo4TifdLnU8d73Y96LQtUfCNFgY0qByqrWzJZWEGyS5p7ynJKZlrInlm6Ebd\n\t2iXY1Hp64QD9MCqauz1sRaIMG7ivAed8UH5opM3K6T1oaFtKdc3uvf2dSOj2BTPDuJQ1\n\trTwKa8SlGoH/UjV5uY6CFVuhO3LUwzKeIN+1FqVKFME+Icle5L+WfAW6H8PudnyZgx7g\n\t6ivrLorDNIhEBMGR42mmjm6m1jIlR3g2sWsn+u81Z5Trb541/zNVJemuBGMTZAL0zdeQ\n\tkqXq5edAigDDG7j2pxpM3KDYYJR0PpV4BVVaVsFoeQdfIsC/jNVfD6D1E/1GuDqF/i/Z\n\tEWEA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:mime-version:in-reply-to:references:from:date\n\t:message-id:subject:to:cc:content-transfer-encoding;\n\tbh=zzTPTIyqf+IRMRYdYhOZQ7jnWcZiRnhC82n1EgKZKb4=;\n\tb=pr9e+Xxlt0mbi58LrZxRCM3M+8jOxP2lnofR5g9lGSfnjBl0tuWdaBKd1RarbBh81g\n\tNIFZXQSy7SK9vT4JRn7Er8O2wNfhNgqWDICWn47NGE+Mxzp8fRyJXu/G7FMecQpJdpKg\n\tjCsAWA+WRARMBJ6UBgfcCdeflh4bTQy5UgVSccFuSfp5LzlKYa6mMgD/l0LsV4rdrkfb\n\tblPX1NkQpgsCbzYum2E4inUNIP6V1KJ+r6rBw0p35oCZCWgRZ51pfdUJtPPIRmgf4F+Q\n\t2J7OKSWfvLrwrMMZIy1yOKVzEACmmHJYtjd31xQiK1NYLqip8Iv4xPnj3mMTKzp0Q4Uu\n\tGWVQ==","X-Gm-Message-State":"AHPjjUhzSouYvVO0cJVXQyqGxgbFUj0mwl0+MSDHhikyBKyiDV/XDvVY\n\thqcvYX1psD99HeD1APlSlnm+1xsm/48H+lV+uDE=","X-Google-Smtp-Source":"AOwi7QD37lMRoRJb7ACZRFi/46vIi0QkGLsPm/Wp3Nd7ZTHGvCVEdMFq4HoQi6CCTiDKqrVpxYSYaVyUjkbOobwMlVg=","X-Received":"by 10.28.135.209 with SMTP id j200mr1748235wmd.40.1505845020616; \n\tTue, 19 Sep 2017 11:17:00 -0700 (PDT)","MIME-Version":"1.0","In-Reply-To":"<CAFEAcA8wBR6R9FNgmg0YAPuVVxjj5Ls_xEoS1VZ8OdxjJK1mrA@mail.gmail.com>","References":"<20170918215719.16415-1-f4bug@amsat.org>\n\t<CAFEAcA8wBR6R9FNgmg0YAPuVVxjj5Ls_xEoS1VZ8OdxjJK1mrA@mail.gmail.com>","From":"Alistair Francis <alistair23@gmail.com>","Date":"Tue, 19 Sep 2017 11:16:29 -0700","Message-ID":"<CAKmqyKNL_dFehZn5QAHSG0Q2cgNbNZGWsdHDcmQg4stBZ8H4Rw@mail.gmail.com>","To":"Peter Maydell <peter.maydell@linaro.org>","Content-Type":"text/plain; charset=\"UTF-8\"","Content-Transfer-Encoding":"quoted-printable","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2a00:1450:400c:c09::243","Subject":"Re: [Qemu-devel] [RFC PATCH] vl.c: add is_system_on_chip flag to\n\tforce board default cpu","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"Igor Mammedov <imammedo@redhat.com>, Paolo Bonzini <pbonzini@redhat.com>,\n\t=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <f4bug@amsat.org>,\n\tEduardo Habkost <ehabkost@redhat.com>, QEMU Developers\n\t<qemu-devel@nongnu.org>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"}}]