[{"id":1775925,"web_url":"http://patchwork.ozlabs.org/comment/1775925/","msgid":"<87poadccpg.fsf@linaro.org>","list_archive_url":null,"date":"2017-09-26T22:33:15","subject":"Re: [Qemu-devel] [PATCH v3 3/6] target/arm: Align vector registers","submitter":{"id":39532,"url":"http://patchwork.ozlabs.org/api/people/39532/","name":"Alex Bennée","email":"alex.bennee@linaro.org"},"content":"Richard Henderson writes:\n\n> Signed-off-by: Richard Henderson \n\nSigned-off-by: Alex Bennée \n\n> ---\n> target/arm/cpu.h | 2 +-\n> 1 file changed, 1 insertion(+), 1 deletion(-)\n>\n> diff --git a/target/arm/cpu.h b/target/arm/cpu.h\n> index 98b9b26fd3..c346bd148f 100644\n> --- a/target/arm/cpu.h\n> +++ b/target/arm/cpu.h\n> @@ -486,7 +486,7 @@ typedef struct CPUARMState {\n> * the two execution states, and means we do not need to explicitly\n> * map these registers when changing states.\n> */\n> - float64 regs[64];\n> + float64 regs[64] QEMU_ALIGNED(16);\n>\n> uint32_t xregs[16];\n> /* We store these fpcsr fields separately for convenience. */\n\n\n--\nAlex Bennée","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"NpirGOwu\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y1wj83NF5z9t3h\n\tfor ;\n\tWed, 27 Sep 2017 08:33:48 +1000 (AEST)","from localhost ([::1]:51335 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t)\n\tid 1dwyQE-0003Fo-JX\n\tfor incoming@patchwork.ozlabs.org; Tue, 26 Sep 2017 18:33:46 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:45071)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from ) id 1dwyPq-0003Dj-JG\n\tfor qemu-devel@nongnu.org; Tue, 26 Sep 2017 18:33:23 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from ) id 1dwyPl-0002uG-NQ\n\tfor qemu-devel@nongnu.org; Tue, 26 Sep 2017 18:33:22 -0400","from mail-wr0-x230.google.com ([2a00:1450:400c:c0c::230]:56328)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from )\n\tid 1dwyPl-0002tb-GQ\n\tfor qemu-devel@nongnu.org; Tue, 26 Sep 2017 18:33:17 -0400","by mail-wr0-x230.google.com with SMTP id r74so14360836wrb.13\n\tfor ; Tue, 26 Sep 2017 15:33:17 -0700 (PDT)","from zen.linaro.local ([81.128.185.34])\n\tby smtp.gmail.com with ESMTPSA id\n\tm19sm2514077wmd.16.2017.09.26.15.33.15\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tTue, 26 Sep 2017 15:33:15 -0700 (PDT)","from zen (localhost [127.0.0.1])\n\tby zen.linaro.local (Postfix) with ESMTPS id 3E9313E019F;\n\tTue, 26 Sep 2017 23:33:15 +0100 (BST)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=references:user-agent:from:to:cc:subject:in-reply-to:date\n\t:message-id:mime-version:content-transfer-encoding;\n\tbh=v1Qm4vR/8cCk+/5bziiE+jCQ24bbVgYsdGugj1wU+Jw=;\n\tb=NpirGOwuBlUXvlLxMwFGAE1EO1jCmUgDrp67nNXqtHy1wLCBZ0YXujW9mBtYwRCLds\n\tR/XS5I67u2GN+k55QFpu41J2iGt1CVVXrHfQyQImw1ETYZNjHVJSoSTZaceBZhsYZxOp\n\thHUHvy0plWUF2JOEdKrnbtTv9rXKYPy32fFYM=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:references:user-agent:from:to:cc:subject\n\t:in-reply-to:date:message-id:mime-version:content-transfer-encoding; \n\tbh=v1Qm4vR/8cCk+/5bziiE+jCQ24bbVgYsdGugj1wU+Jw=;\n\tb=EgsemH/jgntJXADjkkW28dXFRyXddhp2HR1Cxiccx8T9PvgAV3jx1AbTmzdBVORCl5\n\tFqe/Sjo7GUFhooWscuCIO8LQLc4iA/iiYuy4WsQCWJ0arpKhjUxeA9NAyQZUJUp30f5O\n\tclaD5U6vjeC6R/rWtmtQDjrLV7Tc93U1QEDCch8JNWurQ2WbpDkXOVwcFodRDhNV/DaT\n\tMxtaKDS0FuBPEKc70iHlZTGmdsVLO3ZphW9oWtlPtfvLCSm3oLcQNnI9rm48dxXB+EZl\n\tWOwk42euURevkRwOAp7WRFjejAtlidmbjV0hwJcitylVQHwbx/gb8S67DDY5sWDBxruh\n\tYOoQ==","X-Gm-Message-State":"AHPjjUhvLNm3cwvOBe0B4a/NKYUjYP3bNGfAqMvqzuVQOJYvXuSpRlvu\n\tqEY60mKF2SmhxXY685jMUGy3Dw==","X-Google-Smtp-Source":"AOwi7QAWiz6ymQaG/QJqSv38Ms9d3z24aKm31JzLELDwKx2Oy+KjQeki97gsGHk3d0BJKB541vI1PA==","X-Received":"by 10.223.185.84 with SMTP id b20mr544631wrg.87.1506465196398;\n\tTue, 26 Sep 2017 15:33:16 -0700 (PDT)","References":"<20170916023417.14599-1-richard.henderson@linaro.org>\n\t<20170916023417.14599-4-richard.henderson@linaro.org>","User-agent":"mu4e 0.9.19; emacs 26.0.60","From":"Alex =?utf-8?q?Benn=C3=A9e?= ","To":"Richard Henderson ","In-reply-to":"<20170916023417.14599-4-richard.henderson@linaro.org>","Date":"Tue, 26 Sep 2017 23:33:15 +0100","Message-ID":"<87poadccpg.fsf@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=utf-8","Content-Transfer-Encoding":"8bit","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2a00:1450:400c:c0c::230","Subject":"Re: [Qemu-devel] [PATCH v3 3/6] target/arm: Align vector registers","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"qemu-devel@nongnu.org, f4bug@amsat.org","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t"}}]