[{"id":1781599,"web_url":"http://patchwork.ozlabs.org/comment/1781599/","msgid":"<4b0f5b6c-2755-a7be-ac57-24844ae41f45@st.com>","list_archive_url":null,"date":"2017-10-06T13:00:25","subject":"Re: [PATCH v4 4/5] ARM: dts: stm32: Add I2C1 support for STM32F746\n\tSoC","submitter":{"id":68429,"url":"http://patchwork.ozlabs.org/api/people/68429/","name":"Alexandre TORGUE","email":"alexandre.torgue@st.com"},"content":"Hi\n\nOn 09/14/2017 04:28 PM, Pierre-Yves MORDRET wrote:\n> This patch adds I2C1 support for STM32F746 SoC.\n> \n> Signed-off-by: M'boumba Cedric Madianga <cedric.madianga@gmail.com>\n> Signed-off-by: Pierre-Yves MORDRET <pierre-yves.mordret@st.com>\n> ---\n>   Version history:\n>      v4:\n>      v3:\n>          * None\n>      v2:\n>          * Update I2C SoC device tree with latest Linux version\n> ---\n> ---\n>   arch/arm/boot/dts/stm32f746.dtsi | 22 ++++++++++++++++++++++\n>   1 file changed, 22 insertions(+)\n> \n> diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi\n> index 4506eb9..ddd8f2c 100644\n> --- a/arch/arm/boot/dts/stm32f746.dtsi\n> +++ b/arch/arm/boot/dts/stm32f746.dtsi\n\nApplied on stm32-dt-for-v4.15 branch.\n\nThanks\nAlex\n\n\n\n> @@ -361,6 +361,16 @@\n>   \t\t\t\t\tbias-disable;\n>   \t\t\t\t};\n>   \t\t\t};\n> +\n> +\t\t\ti2c1_pins_b: i2c1@0 {\n> +\t\t\t\tpins {\n> +\t\t\t\t\tpinmux = <STM32F746_PB9_FUNC_I2C1_SDA>,\n> +\t\t\t\t\t\t <STM32F746_PB8_FUNC_I2C1_SCL>;\n> +\t\t\t\t\tbias-disable;\n> +\t\t\t\t\tdrive-open-drain;\n> +\t\t\t\t\tslew-rate = <0>;\n> +\t\t\t\t};\n> +\t\t\t};\n>   \t\t};\n>   \n>   \t\tcrc: crc@40023000 {\n> @@ -380,6 +390,18 @@\n>   \t\t\tassigned-clocks = <&rcc 1 CLK_HSE_RTC>;\n>   \t\t\tassigned-clock-rates = <1000000>;\n>   \t\t};\n> +\n> +\t\ti2c1: i2c@40005400 {\n> +\t\t\tcompatible = \"st,stm32f7-i2c\";\n> +\t\t\treg = <0x40005400 0x400>;\n> +\t\t\tinterrupts = <31>,\n> +\t\t\t\t     <32>;\n> +\t\t\tresets = <&rcc STM32F7_APB1_RESET(I2C1)>;\n> +\t\t\tclocks = <&rcc 1 CLK_I2C1>;\n> +\t\t\t#address-cells = <1>;\n> +\t\t\t#size-cells = <0>;\n> +\t\t\tstatus = \"disabled\";\n> +\t\t};\n>   \t};\n>   };\n>   \n>","headers":{"Return-Path":"<linux-i2c-owner@vger.kernel.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":"ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=linux-i2c-owner@vger.kernel.org;\n\treceiver=<UNKNOWN>)","Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3y7qX94X4gz9sRq\n\tfor <incoming@patchwork.ozlabs.org>;\n\tSat,  7 Oct 2017 00:01:29 +1100 (AEDT)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1752190AbdJFNB1 (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);\n\tFri, 6 Oct 2017 09:01:27 -0400","from mx08-00178001.pphosted.com ([91.207.212.93]:65038 \"EHLO\n\tmx07-00178001.pphosted.com\" rhost-flags-OK-OK-OK-FAIL)\n\tby vger.kernel.org with ESMTP id S1752085AbdJFNB0 (ORCPT\n\t<rfc822;linux-i2c@vger.kernel.org>); Fri, 6 Oct 2017 09:01:26 -0400","from pps.filterd (m0046660.ppops.net [127.0.0.1])\n\tby mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id\n\tv96CxQl6027397; Fri, 6 Oct 2017 15:00:45 +0200","from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35])\n\tby mx08-00178001.pphosted.com with ESMTP id 2dccs235js-1\n\t(version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT);\n\tFri, 06 Oct 2017 15:00:44 +0200","from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9])\n\tby beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 424F13D;\n\tFri,  6 Oct 2017 13:00:44 +0000 (GMT)","from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8])\n\tby zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 16B4525B9;\n\tFri,  6 Oct 2017 13:00:44 +0000 (GMT)","from [10.201.22.135] (10.75.127.44) by SFHDAG3NODE2.st.com\n\t(10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1178.4;\n\tFri, 6 Oct 2017 15:00:43 +0200"],"Subject":"Re: [PATCH v4 4/5] ARM: dts: stm32: Add I2C1 support for STM32F746\n\tSoC","To":"Pierre-Yves MORDRET <pierre-yves.mordret@st.com>,\n\tWolfram Sang <wsa@the-dreams.de>, Rob Herring <robh+dt@kernel.org>,\n\tMark Rutland <mark.rutland@arm.com>,\n\tMaxime Coquelin <mcoquelin.stm32@gmail.com>,\n\tRussell King <linux@armlinux.org.uk>,\n\t<linux-i2c@vger.kernel.org>, <devicetree@vger.kernel.org>,\n\t<linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>","References":"<1505399319-14782-1-git-send-email-pierre-yves.mordret@st.com>\n\t<1505399319-14782-5-git-send-email-pierre-yves.mordret@st.com>","From":"Alexandre Torgue <alexandre.torgue@st.com>","Message-ID":"<4b0f5b6c-2755-a7be-ac57-24844ae41f45@st.com>","Date":"Fri, 6 Oct 2017 15:00:25 +0200","User-Agent":"Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101\n\tThunderbird/52.3.0","MIME-Version":"1.0","In-Reply-To":"<1505399319-14782-5-git-send-email-pierre-yves.mordret@st.com>","Content-Type":"text/plain; charset=\"utf-8\"; format=flowed","Content-Language":"en-US","Content-Transfer-Encoding":"7bit","X-Originating-IP":"[10.75.127.44]","X-ClientProxiedBy":"SFHDAG8NODE2.st.com (10.75.127.23) To SFHDAG3NODE2.st.com\n\t(10.75.127.8)","X-Proofpoint-Virus-Version":"vendor=fsecure engine=2.50.10432:, ,\n\tdefinitions=2017-10-06_04:, , signatures=0","Sender":"linux-i2c-owner@vger.kernel.org","Precedence":"bulk","List-ID":"<linux-i2c.vger.kernel.org>","X-Mailing-List":"linux-i2c@vger.kernel.org"}}]